
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 23: LAN100 — Ethernet Media Access Controller
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
23-691
31:0
HashFilterL
R/W
Bit 31:0 of the imperfect lter hash table for receive ltering.
Offset 0x07 2214
Hash lter table MSBs register (HashFilterH)
31:0
HashFilterH
R/W
Bit 63:32 of the imperfect lter hash table for receive ltering.
Offset 0x07 2230/40/50/60 PatternMatch Unit 0/1/2/3 Mask LSBs Register (PatternMatchMask0/1/2/3L)
The PatternMatchMask registers specify a mask for the pattern matching windows so that some bytes can be masked out in
the CRC calculation.
The PatternMatchMask consists of 64 byte-enable signals, one for each byte in the pattern-matching window. The
pattern-matching mask is distributed over two 32-bit registers. The LAN100 has four pattern-matching units.
31:0
PatternMatchMask0/1/2/
3L
R/W
Bits 31:0 of the pattern-matching mask for lter unit 0/1/2/3. Each bit
represents a byte-enable in the pattern-matching window.
Offset 0x07 2234/44/54/64 PatternMatch Unit 0/1/2/3 Mask MSBs Register (PatternMatchMask0/1/2/3H)
The PatternMatchMask registers specify a mask for the pattern matching windows so that some bytes can be masked out in
the CRC calculation.
The PatternMatchMask consists of 64 byte-enable signals, one for each byte in the pattern-matching window. The pattern
matching mask is distributed over two 32-bit registers. The LAN100 has four pattern-matching units.
31:0
PatternMatchMask0/1/2/
3H
R/W
Bits 63:32 of the pattern-matching mask for lter unit 0/1/2/3. Each
bit represents a byte-enable in the pattern-matching window.
Offset 0x07 2238/48/58/68 PatternMatch Unit 0/1/2/3 CRC Register (PatternMatchCRC0/1/2/3)
Each of the four pattern-matching lters calculates a 32-bit CRC on a 64-byte window. If the CRC matches the 32-bit golden
CRC value in the lter unit’s CRC register, a match is found.
31:0
PatternMatchCRC0/1/2/
3
R/W
The golden CRC for pattern-matching lter unit 0/1/2/3.
Offset 0x07 223C/4C/5C/6C PatternMatch Unit 0/1/2/3 Skip Bytes (PatternMatchSkip0/1/2/3)
Each of the four pattern-matching lters calculates a 32-bit CRC on a 64-byte window. The window can have an offset with
respect to the start of the frame. The Pattern Match Unit 0/1/2/3 Skip Bytes register species the number of bytes that must
be skipped before starting the window.
31:0
PatternMatchSkip0/1/2/3 R/W
The number of bytes in a frame that need to be skipped before
starting pattern-matching ltering in unit 0/1/2/3.
Offset 0x07 2FE0
Interrupt Status Register (IntStatus)
The interrupt status register is read-only. Bits can be set via the IntSet register. Bits can be cleared via the IntClear register.
31:14
-
Unused
13
WakeupInt
RO
Interrupt was triggered by a Wakeup event detected by the receive
lter.
12
SoftInt
RO
Interrupt was triggered by software writing a 1 in the IntSet register.
11
TxRtDoneInt
RO
Interrupt was triggered because a real-time descriptor was
transmitted and the Interrupt bit in its descriptor was set.
10
TxRtFinishedInt
RO
Interrupt was triggered because all real-time descriptors have been
processed, so that now ProduceIndex == ConsumeIndex.
9
TxRtErrorInt
RO
Interrupt was triggered on real-time transmit errors: LateCollision,
ExcessiveCollision, ExcessiveDefer, and NoDescriptor or Underrun.
8
TxRtUnderrunInt
RO
Interrupt set on a fatal underrun error in the real-time transmit
queue. The fatal interrupt should be resolved by a Tx soft-reset. The
bit is not set in case of a non fatal underrun error.
Table 2: LAN100 Registers …Continued
Bit
Symbol
Acces
s
Value
Description