
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 20: 2D Drawing Engine
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
20-639
This register species the current rasterop, alpha, and other parameters for the
drawing engine data path. This register must be properly initialized for BLTs, Alpha
Blends, and vectors. This register is unchanged by any drawing operations.
This register is used to load the source XY address for a BLT operation.
15:13
Reserved
12
SP
R/W
0
The SP eld indicates if the pattern is a solid color. SP is bit 12 of
this register. Legal values are:
0 = Patterns are handled normally.
1 = The value held in the MonoPatFColor foreground color register
will be used as pattern data.
11
Reserved
10:8
SRC[2:0]
R/W
0
The SRC[2:0] eld is a 3-bit parameter specifying how the source
data are created. SRC[2:0] are in bits 11:8 of this register:
0 = SRC data is color data from SGRAM. This is used for screen-to-
screen BLTs with either ROPs or alpha blends.
1 = SRC data is color bitmap data from the host processor. This is
used for host-to-screen BLTs with either ROPs or alpha blends.
2 = SRC data is PC mono bitmap data from the host processor. This
is used for color expanding host-to-screen BLTs. This encoding
implies that host data is padded to a DWORD boundary at the end
of scanlines.
3 = SRC data is PC mono font data from the host processor. This is
used for text rendering. This encoding implies highly packed host
data and forces the Drawing Engine to use SrcStride=BltSize. Width
and SrcLinear=0.
4 = SRC data is 4-bit alpha values from the host. This option is used
with alpha-blending.
5 = SRC data is 8-bit alpha values from the host. This option is used
with alpha-blending.
6 = Use only surface values for alpha-blending, no SRC data
present.
7 = Reserved
7:0
ROP[7:0]
R/W
0
This eld is an 8-bit parameter that species the rasterop. It is the
same format used by GDI. ROP[7:0] are in bits 7:0 of this register.
Table 20: Blt Control
Bit
Symbol
Acces
s
Value
Description
Table 21: Source Address, XY Coordinates
Bit
Symbol
Acces
s
Value
Description
Offset 0x04 F42C
Source Address, XY Coordinates
31:27
Reserved
26:24
Y[10:8]
R/W
0
Unsigned 11-bit Y source address
23:16
Y[7:0]
R/W
0
15:11
Reserved
10:8
X[10:8]
R/W
0
Unsigned 11-bit X source address
7:0
X[7:0]
R/W
0