
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 10: LCD Controller
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
10-351
4.1 LCD MMIO Registers
Table 2: LCD CONTROLLER Registers
Bit
Symbol
Acces
s
Value
Description
Offset 0x07,3000
LCD_SETUP
Note 1: This is a special register with respect to write. This is a “write once” register. It is implemented this way to prevent
a software application from altering the delay values after the setup software initialized them correctly. This protects the LCD
panel from being damaged by an incorrect write by a software application. Even if default values are desired, do a write
to the register so that the write-once protection mechanism takes effect.
Note 2: The delay values are based on a 27 MHz clock.
Note 3: Please refer to Figure 22-2 to correlate the delay values.
31
LCD_IF_EN
R/W1
1
This bit enables the LCD interface. If this bit is set, then power
sequencing will be applied to the data/control signals based on the
value of START_PUD_SEQ bit in LCD_CNTRL register. If this bit is
not set, then all the LCD interface signals will remain de-asserted.
When this bit is set, the output router block will select the LCD
interface overriding any other programming of the mux in the output
router.
30
VDD_POL
R/W1
1
1 = TFTVDDON is of positive polarity.
0 = TFTVDDON is of negative polarity.
29
BKLT_POL
R/W1
1
1 = TFTBKLTON is of positive polarity.
0 = TFTBKLTON is of negative polarity.
28:20
Unused
-
19:16
PWREN_PWREN_DEL
AY
R/W1
11
Delay from the end of a power down sequence to the start of the
next power up sequence. Delay value t6 in steps of 100 ms with 0
corresponding to 100 ms and 15 corresponding to 1600 ms.
15:12
DCE_PWREN_DELAY
R/W1
3
Delay from data/control signals de-assertion to the de-assertion of
TFTVDDON signal. Delay value t5 in steps of 10 ms with 0
corresponding to 10 ms and 15 corresponding to 160 ms.
11:8
BKLT_DCE_DELAY
R/W1
7
Delay from de-assertion of TFTBKLT signal to the de-assertion of
data/control signals. Delay value t4 in steps of 100 ms with 0
corresponding to 100 ms and 15 corresponding to 1600 ms.
7:4
DCE_BKLT_DELAY
R/W1
2
Delay from assertion of data/control signals to TFTBKLT signal
assertion. Delay value t3 in steps of 100 ms with 0 corresponding to
100 ms and 15 corresponding to 1600 ms.
3:0
PWREN_DCE_DELAY
R/W1
3
Delay from assertion of TFTVDDON signal to assertion of data/
control signals. Delay value t2 in steps of 10 ms with 0
corresponding to 10 ms and 15 corresponding to 160 ms.
Offset 0x07,3004
LCD_CNTRL
Note: A board level power sequencing must also be observed to ensure that the LCD panel is powered and ready to accept
the power-up sequence before the power-up sequence is started from PNX15xx/952x Series.
31:1
Unused
-
0
START_PUD_SEQ
R/W
0
Writing a 1 (when the bit is 0) will start a power up sequencing and
writing a 0 (when the bit is 1) will start a power down sequencing.
When the LCD interface is not enabled, this bit always stays 0.
Offset 0x07,3008
LCD_STATUS
31:1
Unused
-