
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 18: SPDIF Input
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
18-574
2
DIAG_MODE
R/W
0
Diagnostic loopback mode. Used to diagnose the SPDIF Input
module.
0 = The SPDIF input source is set to the SPDIF Input input pin
(default).
1 = The SPDIF input source is set to the SPDIF OUT pin.
1
CAP_ENABLE
R/W
0
Writing a ‘1’ to this bit enables capture per the selected mode.
Writing a ’0’ here stops any ongoing capture after completing any
actions related to the current audio sample.
0
RESET
R/W
0
Writing a ‘1’ to this bit resets the SPDI block. The registers of the
SPDI will all be reset to ‘0s’. This should be used with caution. Any
ongoing capture will be interrupted.
Offset 0x10 A004
SPDI_BASE1
31:6
BASE1
R/W
0
Selects the main memory buffer starting addresses used for DMA of
audio data samples.
Note: Any change to the SPDI_BASE1 register should only be done
while a memory buffer is not being used by the hardware DMA.
If changed it must be set before BUF1_FULL_CLR.
5:0
Reserved
R
0
Offset 0x10 A008
SPDI_BASE2
31:6
BASE2
R/W
0
Selects the main memory buffer starting addresses used for DMA of
audio data samples.
Note: Any change to the SPDI_BASE2 register should only be done
while a memory buffer is not being used by the hardware DMA.
If changed it must be set before BUF2_FULL_CLR.
5:0
Reserved
R
0
Hardwired to logic ‘0’
Offset 0x10 A00C
SPDI_SIZE
31:6
SIZE (in bytes)
R/W
0
The size of the DMA buffers is specied in the SPDI_SIZE register.
Note hardware limits the buffer size and starting address to be
aligned to 64-byte addresses. Assignment to SPDI_BASE1,
SPDI_BASE2 and SPDI_SIZE have no effect on the state of the
SPDI_STATUS ags.
5:0
Reserved
R
0
Hardwired to logic ‘0’
Offset 0x10 A010
SPDI_BPTR
31:0
ADDRESS
R
0
To aid software with nding the start of a block in memory, the
SPDI_BPTR contains the address of the rst occurrence of a frame
0 (indicating the starting boundary of a complete 192-frame block)
within the currently lling memory buffer: BUF1 or BUF2. This is
useful during capture of non-PCM coded data found in IEC61937
data streams.
Offset 0x10 A014
SPDI_SMPMASK
31:8
Unused
-
Table 6: SPDIF Input Registers …Continued
Bit
Symbol
Acces
s
Value
Description