
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 16: Audio Input
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
16-543
3
ACK_OVR
R/W
0
Write a 1 to clear the OVERRUN ag and remove any pending
OVERRUN interrupt request. This bit always reads as 0.
2
ACK_HBE
R/W
0
Write a 1 to clear the HBE ag and remove any pending HBE
interrupt request. This bit always reads as 0.
1
ACK2
R/W
0
Write a 1 to clear the BUF2_FULL ag and remove any pending
BUF2_FULL interrupt request. AI_BASE2 must be valid before
setting ACK2. This bit always reads as 0.
0
ACK1
R/W
0
Write a 1 to clear the BUF1_FULL ag and remove any pending
BUF1_FULL interrupt request. AI_BASE1 must be valid before
setting ACK2.This bit always reads as 0.
Offset 0x11 1008
AI_SERIAL
31
SER_MASTER
R/W
0
Sets clock ratios and internal/external clock generation.
0 = The A/D converter is the timing master over the serial interface.
AI_SCK and AI_WS pins are set to be input.
1 = Audio In serial interface is the timing master over the external
A/D. The AI_SCK and AI_WS pins are set to be outputs.
30
DATAMODE
R/W
0
0 = MSB rst
1 = LSB rst
29:28
FRAMEMODE
R/W
00
This mode governs capturing of samples.
00 = Accept a sample every serial frame.
01 = Unused, reserved
10 = Accept sample if valid bit = 0.
11 = Accept sample if valid bit = 1.
27
CLOCK_EDGE
R/W
0
0 = The SD and WS pins are sampled on positive edges of the SCK
pin. If SER_MASTER = 1, WS is asserted on SCK negative edge.
1 = SD and WS are sampled on negative edges of SCK. As output,
WS is asserted on SCK positive edge.
26:20
Unused
-
19
SSPOS4
R/W
0
Start/Stop bit MSB. Note that SSPOS is actually a 5 bit eld, and
this is the MSB SSPOS[4]and is non-adjacent to the bits SSPO[3:0]
due to software compatibility reasons. Program this eld along with
AI_FRAMING[3:0].
18:17
NR_CHAN
R/W
00
00 = Only SD[0] is active.
01 = SD[0] and [1] are active.
10 = SD[0], [1], and [2] are active.
11 = SD[0]..SD[3] are active.
Each SD input receives either 1 or 2 channels depending on
CAP_MODE. In mono modes, the samples are captured from the
left channel.
16:8
WSDIV
R/W
0
Sets the divider used to derive AI_WS from AI_SCK. Set to 0..511
for a serial frame length of 1..512.
7:0
SCKDIV
R/W
0
Sets the divider used to derive AI_SCK from AI_OSCLK. Set to
0..255, for division by 1..256.
Offset 0x11 100C
AI_FRAMING
31
POLARITY
R/W
0
Sets format of serial data stream.
0 = Serial frame starts on WS negative edge.
1 = Serial frame starts on WS positive edge.
Table 11: Audio (I2S) Input Ports Registers …Continued
Bit
Symbol
Acces
s
Value
Description