
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 1: Integrated Circuit Data
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
1-60
[33-1]
Notes:
[33-2]
1. Command signals include MM_CKE_N[1:0], MM_CS[1:0]_N, MM_RAS_N, MM_CAS_N,
MM_WE_N, MM_BA[1:0] and MM_A[13:0] signals.
[33-3]
2. Times are measured w.r.t. the positive edge of MM_CLK and the crossing point of
MM_CLK and MM_CLK_N.
[33-4]
[33-5]
4. Times are measured w.r.t. the corresponding edge of MM_DQS[3:0], i.e. MM_DQS[0] if
the DDR device is organized in x32, or respectively MM_DQ[31:24], MM_DQ[23:16],
MM_DQ[15:8] and MM_DQ[7:0] (when applicable) if the DDR devices organized in x8 or x16
are used.
[33-6]
5. These timings allow a 250 ps maximum board level skew for MM_CK. MM_CK_N,
MM_DQS[3:0] and MM_DQ[31:0] for a 200 MHz operating frequency (i.e. DDR400).
7.3 PCI Bus Interface
[34-1]
Notes:
[34-2]
1. See the timing measurement conditions in
Figure 10.[34-3]
2. Minimum times are measured at the package pin with the load circuit shown in
Figure 8.
Maximum times are measured with the load circuits shown in
Figure 11.[34-4]
3. PCI_REQ_N and PCI_GNT_N are point-to-point signals and have different input setup
times. All other signals are bused.
[34-5]
4. See the timing measurement conditions in
Figure 10.[34-6]
5. All output drivers are floated when PCI_RST (PCI reset signal on a PCI card) (may be
connected to RESET_IN_N and/or POR_IN_N) is active.
Tiskew-dqs
Maximum input skew supported
(when reading from DDR SDRAM)
0.2
1.8
ns
2, 5
Tis-dq
Input setup time for MM_DQ
(when reading from DDR SDRAM)
- 0.6
ns
4, 5
Tih-dq
Input hold time for MM_DQ
(when reading from DDR SDRAM)
1.5
ns
4, 5
Table 33: DDR DRAM Interface Timing
Symbol
Parameter
Min
Max
Units
Notes
Table 34: PCI Bus Timing
Symbol
Parameter
Min
Max
Units
Notes
Tclock
Clock cycle time
30
ns
1
Tclock-low
Clock Low time
11
ns
1
Tclock-high
Clock High time
11
ns
1
Tval-PCI (Bus)
Clk to signal valid delay, bus signals
2
11
ns
1,2,3
Tval-PCI (ptp)
Clk to signal valid delay, point-to-point signals
2
12
ns
1,2,3
Ton-PCI
Float to active delay
2
ns
1
TOff-PCI
Active to oat delay
28
ns
1,7
Tsu-PCI
Input setup time to CLK - bus signals
7
ns
3,4
Tsu-PCI (ptp)
Input setup time to CLK - point-to-point signals
12
ns
3,4
Th-PCI
Input hold time from CLK
ns
4
Trst-off-PCI
Reset active to output oat delay
40
ns
5,6