
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 9: DDR Controller
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
9-339
12:0
MR
R/W
0x043
Mode register. The assumption is the DLL reset bit is at location 8.
Use the datasheet of the DDR memory to determine the value of
this register. The reset value of this register represents a CAS
latency of 3.0 cycles, and a burst length of 8. Make sure to select a
burst size of 8, and a sequential burst type to ensure correct
IP_2031 operation.
The following is taken from a DDR datasheet and describes the
different bits of the mode register.
Bits 0 up to 2: burst length
Bit 3: burst type (‘0’: sequential, ‘1’: interleaved)
Bits 4 up to 6: CAS latency
Bits 7 and up: operating mode (‘0’: normal operation, ‘2’: normal
operation/reset DLL)
Offset 0x06 5084
DDR_EMR
31:13
Unused
R
-
These bits should be ignored when read, and written as 0s.
12:0
EMR
R/W
0x000
Extended Mode Register. Use the datasheet of the DDR memory to
determine the value of this register.
For emulation purposes it may be required to disable the DLL. To
this end, make sure that bit 0 of this register contains a ‘1’. In normal
(non-emulation) mode, make sure that bit 0 of this register contains
a ‘0’.
The following is taken from a DDR datasheet and describes the
different bits of the extended mode register.
Bit 0: DLL (‘0’: enable, ‘1’: disable).
Bit 1: drive strength (‘0’: normal, ‘1’: reduced)
Bit 2: QFC mode
Bits 3 and up: operating mode
Offset 0x06 5088
DDR_PRECHARGE_BIT
31:4
Unused
R
-
These bits should be ignored when read, and written as 0s.
3:0
PRECHARGE_BIT
R/W
0xa
Column bit responsible for precharge. Only the values 0x8 (bit 8)
and 0xa (bit 10) are supported.
Offset 0x06 50C0
RANK0_ROW_WIDTH
31:4
Unused
R
-
These bits should be ignored when read, and written as 0s.
3:0
ROW_WIDTH
R/W
0xd
Row dimension: 2^ROW_WIDTH rows i.e., a value of 0xC species
2^12 = 4096 rows. Only the following values are supported:
0x8, 0x9, 0xa, 0xb, 0xc, and 0xd (supporting 256 up to 8192 rows).
Offset 0x06 50C4
RANK0_COLUMN_WIDTH
31:4
Unused
R
-
These bits should be ignored when read, and written as 0s.
3:0
COLUMN_WIDTH
R/W
0xa
Column dimension: 2^COLUMN_WIDTH columns (each column
has a width of 32 bit). I.e., a value of 0xa species 2^10 = 1024
columns of 32 bit each. Only the following values are supported:
0x8, 0x9, 0xa, and 0xb (supporting 256 up to 2048 columns).
Offset 0x06 50D0
RANK1_ROW_WIDTH
31:4
Unused
R
-
These bits should be ignored when read, and written as 0s.
Table 9: Register Description
Bit
Symbol
Access
Value
Description