
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 13: FGPO: Fast General Purpose Output
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
13-480
1
TSTAMP_SELECT
R/W
0
0 = The REC_SYNC and BUF_SYNC elds control record/message
sync and buffer sync events.
1 = Overrides BUF_SYNC to “No Sync mode: 000”, REC_SYNC
eld is ignored. Causes the FGPO to read an 8-byte record/
message header where the rst 4-bytes contains the 32-bit
timestamp word. Record/message will start when the internal
timestamp matches the timestamp in the header.
Note: The length of the header (8 bytes) IS NOT included in the
record/message size in FGPO_SIZE register but IS included in the
stride (FGPO_STRIDE register).
0
VAR_LENGTH
R/W
0
0 = The length of each record/message is contained in the
FGPO_REC_SIZE register.
1 =Causes the FGPO to read an 8-byte record/message header
where the second 4-bytes contains the 32-bit record/message
length word.
Record mode:
The value read from the header overrides the contents of the
FGPO_REC_SIZE register.
Message mode:
If the message length read from the header is greater than the
value in the FGPO_REC_SIZE register then the message is
truncated to FGPO_REC_SIZE samples.
Note: The length of the header (8 bytes) IS NOT included in the
record/message size in FGPO_SIZE register but IS included in the
stride (FGPO_STRIDE register).
Offset 0x07,1004
FGPO_BASE1
31:2
BASE1
R/W
0
32-bit word aligned address pointing to Buffer 1 base.
1:0
Reserved
R
0
Always 0.
Offset 0x07,1008
FGPO_BASE2
31:2
BASE2
R/W
0
32-bit word aligned address pointing to Buffer 2 base.
1:0
Reserved
R
0
Always 0.
Offset 0x07,100C
FGPO_SIZE
31:24
Reserved
R
0
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
23:0
SIZE
R/W
0
Number of records/messages per buffer. Range: 1 to 224-1
Offset 0x07,1010
FGPO_REC_SIZE
31:24
Reserved
R
0
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
23:0
REC_SIZE
R/W
0
Number of samples per record/message. Range: 2 to 224-1
Offset 0x07,1014
FGPO_STRIDE
31:2
STRIDE
R/W
0
Address stride between records/messages
Table 3: Fast general purpose output (FGPO) …Continued
Bit
Symbol
Acces
s
Value
Description