
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 1: Integrated Circuit Data
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
1-28
Remark: The pull-down in the BPT3MCHDT5V pads is NOT strong enough to
actually pull down a 5-V TTL input. Instead the TTL input pin sees a ‘1’.
Table 4: PNX1500 Interface
Pin Name
BGA
Ball
Pad
Type
I/O
Type
GPIO
#
P Description
System Clock
XTAL_IN
D11
APIO1V2
IN
-
PNX1500 main input clock. All internal clocks are
derived from this 27 MHz input reference clock.
The crystal should be placed as close as possible
board level connections.
This input follows the operating range of VDD.
XTAL_OUT
D9
APIO1V2
OUT
-
Crystal oscillator output. Connect external crystal
between this pin and XTAL_IN. Refer to
Figure 1PCI_SYS_CLK
E25
BPX2T14MCP
OUT
-
U This clock is intended for use as the PCI clock in
simple PNX1500 PCI congurations. It outputs a
33.23 MHz clock. A board level 27-33
series
resistor is recommended to reduce ringing.
Miscellaneous System Interface
POR_IN_N
A11
BPT3MCHT5V
IN
-
U PNX1500 Power On Reset input. Asserting this
input low triggers the hardware reset function of the
PNX1500 (including the JTAG state machine).
This pin can typically be connected to an on-board
reset upon voltage drop. It is active low. Upon
asserting this reset input, the PNX1500 asserts
SYS_RST_OUT_N to reset the attached peripheral
chips. This pin can also be tied to the PCI_RST
signal in a PCI bus systems. This pin is 5 V tolerant
input.
RESET_IN_N
C7
BPT3MCHT5V
IN
-
U PNX1500 reset input. Asserting this input low
triggers the hardware reset function of the
PNX1500 (This does not reset the JTAG state
machine). Upon asserting this reset input,
PNX1500 asserts SYS_RST_OUT_N to reset
attached peripheral chips. This pin can also be tied
to the PCI_RST signal in a PCI bus systems.
With respect to the POR_IN_N reset pin, this pin
can be used has a warm reset. For most
applications, both reset pins can be tied together. it
is active low. This pin is 5 V tolerant input.
SYS_RST_OUT_N
D10
BPX2T14MCP
OUT
-
U Active low peripheral reset output. This output is
asserted upon any PNX1500 reset (hardware,
watchdog timer or software), and de-asserted by
PNX1500 system software. It is intended to be used
as a reset for external peripherals.
RESERVED
AB23
BPT3MCHDT5V
I/O
-
D Reserved for future expansion. It has to be left
unconnected at the board level for normal
operation.
Main Memory Interface (DDR SDRAM controller)