![](http://datasheet.mmic.net.cn/380000/-PD98501_datasheet_16745028/-PD98501_630.png)
APPENDIX B MIPS16 INSTRUCTION SET FORMAT
630
Preliminary User’s Manual S14767EJ1V0UM00
BNEZ
Branch on Not Equal to Zero
0
7
8
15
16
20
21
25
26
31
8
0
7
8
10
11
15
8
BNE
0 0 0 1 0 1
trx
zero
0 0 0 0 0
sign
immediate
Note
8
5
5
6
3
5
immediate
rx
BNEZ
0 0 1 0 1
BNEZ rx, immediate
Note
In MIPS16 mode, the branch offset is interpreted as halfword aligned. This is unlike 32-bit MIPS mode
which interprets the offset value as word aligned. The 32-bit branch instruction format shown above is
provided here only to make the description complete; it is not a valid 32-bit MIPS instruction. Please see
Section 2.2 MIPS III Instruction Set Summary
and
APPENDIX A MIPS III INSTRUCTION SET
DETAILS
for a complete definition of the semantics of the MIPS16 branch instructions.
BREAK
Breakpoint
0
5
6
25
26
31
6
0
4
5
7
8
10
11
15
5
SPECIAL
0 0 0 0 0 0
code
Note 2
BREAK
0 0 1 1 0 1
20
6
3
3
5
BREAK
0 0 1 0 1
rx
Note 1
rx
Note 1
RR
1 1 1 0 1
BREAK immediate
Notes 1.
The two register fields in the MIPS16 break instruction may be used as a 6-bit code (immediate) field
for software parameters. The 6-bit code can be retrieved by the exception handler.
2.
The 32-bit break instruction format shown above is provided here only to make the description
complete; it is not a valid 32-bit MIPS instruction. The code field is entirely ignored by the pipeline,
and it is not visible in any way to the software executing on the processor.