![](http://datasheet.mmic.net.cn/380000/-PD98501_datasheet_16745028/-PD98501_339.png)
Preliminary User’s Manual S14767EJ1V0UM00
339
CHAPTER 5 ETHERNET CONTROLLER
5.1 Overview
This section describe Ethernet communication block. This Ethernet Controller block comprises of a 10/100Mbps
Ethernet MAC (Media Access Control), data transmit/receive FIFOs, DMA and NEC original high speed bus interface.
The
μ
PD98501 implements 2-channel Ethernet Controller.
5.1.1 Features
IEEE802.3/802.3u/802.3x Compliant:
- 10/100Mbps Ethernet MAC
- Media Independent Interface (MII)
- Flow Control
Full duplex operation for 10Mbps and 100Mbps
Address Filtering:
- unicast
- multicast
- broadcast
Statistics counters for management information
- RMON
- SNMP MIB
Large independent receive and transmit FIFOs
Direct Memory Access (DMA) with programmable burst size providing for low CPU utilization
Internal Bus interface (IBUS): 32bit @66MHz
5.1.2 Block diagram of Ethernet controller block
The following list describes this block hardware components, and Figure 5-1 shows a block diagram of this block:
IBUS Interface
-
Data transfer is done via this IBUS interface between CPU and Ethernet
Controller or memory and Ethernet Controller. This performance is approximately
2Gbps (32 bit x 66MHz). Also in this block, IBUS protocol operation is done [retry,
disconnect and so on].
DMA Controller
-
DMA controller contains dual reception and transmission controller, which handle
data transfers between memory and FIFOs. This DMA controller supports a byte
alignment.
FIFO controller contains two independent FIFOs for reception and transmission.
This controller supports automatic packet deletion on receive (after a collision or
address filtering) and packet retransmission after a collision on transmit.
MAC is fully compliant with IEEE802.3, IEEE802.3u and IEEE802.3x.
MII I/O buffers are compliant IEEE802.3u and are connect to standard PHY
device.
FIFO Controller
-
MAC
MII I/O Buffer
-
-