![](http://datasheet.mmic.net.cn/380000/-PD98501_datasheet_16745028/-PD98501_381.png)
CHAPTER 6 USB CONTROLLER
Preliminary User’s Manual S14767EJ1V0UM00
381
6.2.2.4
USB Interrupt Mask Register 1 (U_IMR1): 14H
EP0RF
EP0TF
31
16
15
0
4
3
2
RPE0
RPE1
17
18
19
20
EP1TF
EP2RF
EP3TF
EP4RF
EP5TF
EP6RF
EP1FU
EP2FO
5
6
7
8
9
10
1
23
24
25
26
27
28
29
30
TMF
RMF
RPA0
RPA1
21
22
DER
11
13
12
14
RPE2
RPA2
Reserved
Reserved
GSR2
This register is used to mask interrupts.
When a bit is set to 1, if the bit corresponding to the USB General Status Register1 (Address: 10H) is set to 1, an
interrupt is issued.
6.2.2.5 USB General Status Register 2 (U_GSR2): 18H
31
16
15
0
4
3
2
17
18
19
20
5
6
7
8
9
10
1
23
24
25
26
27
28
29
30
ES
21
EP1NT
EP1ET
EP1ND
22
11
13
12
EP2ED
14
EP2ND
EP2OS
SL
USPD
URST
URSM
IEA
IFN
Reserved
Reserved
FW
This register indicates the current status of USB Controller.
(1/2)
Bit
Field
Description
R/W
31-21
Reserved
Reserved for future use
R
21
FW
(Frame Number Written)
This bit is set to 1 when Frame Number is written to “FrameNumber/Version
Register”(04H).
20
IFN
(Incorrect Frame
Number)
This bit is set to 1 when received Frame Number is Incorrect.
R/Clear
19
IEA
(Incorrect EndPoint
Access)
This bit is set to 1 when USB Controller received IN or OUT Token with
incorrect EndPoint Number. This bit is reset to 0 when the V
R
4120A RISC
Processor performs a read.
R/Clear
18
URSM
(USB Resume)
Bit that indicates that USB Controller has received a Resume Signaling from
the Host PC. When USB Controller detects Resume Signaling, it sets this bit
to 1. This bit is reset to 0 when the V
R
4120A RISC Processor performs a
read.
R/Clear
17
URST
(USB Reset)
Bit that indicates that USB Controller has received a Reset Signaling from
the Host PC. When USB Controller detects Resume Signaling, it sets this bit
to 1.
This bit is reset to 0 when the V
R
4120A RISC Processor performs a read.
R/Clear
16
USPD
(USB Suspend)
Bit that indicates that the USB has entered the Suspend status. When USB
Controller detects the arrival of Suspend Signaling from the USB, this bit is
set to 1. This bit is reset to 0 when the V
R
4120A RISC Processor performs a
read.
R/Clear
15-8
Reserved
Reserved for future use
R