![](http://datasheet.mmic.net.cn/380000/-PD98501_datasheet_16745028/-PD98501_350.png)
CHAPTER 5 ETHERNET CONTROLLER
350
Preliminary User’s Manual S14767EJ1V0UM00
5.2.4.12 En_MIIC-MII Configuration Register (80H R/W)
Bit
Field
Functions
Default
31:16
-
Reserved for future use. Write as 0
-
15
MIRST
MII Management Interface Block software reset:
Setting this bit to 1 forces the MII Management Interface Block to a software reset operation.
In order to complete the software reset state, this bit needs to be cleared.
0
14:4
-
Reserved for future use. Write as 0
-
3:2
CLKS
Select frequency range:
This field sets the frequency range of HCLK input.
MDC is generated by dividing down the HCLK and the clock division is set by this bits. The
settings of this bits are:
00: HCLK is equal to 25 MHz
01: HCLK is less than or equal to 33 MHz
10: HCLK is less than or equal to 50 MHz
11: HCLK is less than or equal to 66 MHz
MDC is set less than or equal to 2.5MHz. by the setting of this bits.
0
1:0
-
Reserved for future use. Write as 0
-
5.2.4.13 En_MCMD-MII Command Register (94H W)
Bit
Field
Functions
Default
31:2
-
Reserved for future use. Write as 0
-
1
SCANC
SCAN command:
When this bit is set to 1, MAC executes the SCAN command.
0
0
RSTAT
MII management read:
When this bit is set to 1, MAC executes the read access through MII management interface.
0
5.2.4.14 En_MADR-MII Address Register (98H R/W)
Bit
Field
Functions
Default
31:13
-
Reserved for future use. Write as 0
-
12:8
FIAD
MII PHY address:
This field sets PHY address to be selected during this operation.
0
7:5
-
Reserved for future use. Write as 0
-
4:0
RGAD
MII register address:
This field sets register address to be accessed during this operation.
0