![](http://datasheet.mmic.net.cn/380000/-PD98501_datasheet_16745028/-PD98501_23.png)
Preliminary User’s Manual S14767EJ1V0UM00
23
LIST OF TABLES (2/3)
Table No.
Title
Page
2-43 Operation in Each Stage of Pipeline (MIPS16).................................................................................................116
2-44 Correspondence of Pipeline Stage to Interlock and Exception Conditions.......................................................125
2-45 Pipeline Interlock ..............................................................................................................................................126
2-46 Description of Pipeline Exception .....................................................................................................................126
2-47 V
R
Series Supported Instructions......................................................................................................................131
2-48 Comparison of useg and xuseg........................................................................................................................137
2-49 32-bit and 64-bit Supervisor Mode Segments...................................................................................................138
2-50 32-bit Kernel Mode Segments ..........................................................................................................................141
2-51 64-bit Kernel Mode Segments ..........................................................................................................................142
2-52 Cacheability and xkphys Address Space..........................................................................................................143
2-53 ROM Addresses (When Using 16-bit Data Bus)...............................................................................................146
2-54 Cache Algorithm...............................................................................................................................................152
2-55 Mask Values and Page Sizes...........................................................................................................................152
2-56 CP0 Exception Processing Registers...............................................................................................................163
2-57 Cause Register Exception Code Field..............................................................................................................170
2-58 64-Bit Mode Exception Vector Base Addresses ...............................................................................................176
2-59 32-Bit Mode Exception Vector Base Addresses ...............................................................................................177
2-60 Exception Priority Order....................................................................................................................................178
3-1 Endian Configuration Table ................................................................................................................................238
3-2 Endian Translation Table in Endian Converter ...................................................................................................238
3-3 External Pin Mapping..........................................................................................................................................241
3-4 Examples of Memory Performance (4word-burst access from CPU)..................................................................242
3-5 Examples of Memory Performance (4word-burst access from IBUS Master).....................................................242
3-6 Boot-ROM Size Configuration at Reset..............................................................................................................250
3-7 Command Sequence..........................................................................................................................................251
3-8 SDRAM Size Configuration at Reset..................................................................................................................253
3-9 SDRAM Configurations Supported.....................................................................................................................253
3-10 SDRAM Bank Select Signals Mapping.............................................................................................................253
3-11 SDRAM Word Order for Instruction-Cache Line-Fill .........................................................................................254
4-1 List of Tx Packet attribute ...................................................................................................................................290
4-2 List of Rx Pool Attributes ....................................................................................................................................295
4-3 Commands .........................................................................................................................................................300
4-4 Reception Errors That Can Occur During Packet Reception..............................................................................330
4-5 Error Reporting Priorities ....................................................................................................................................331
4-6 RM Cell Initial Value ...........................................................................................................................................335
4-7 ABR Parameter...................................................................................................................................................336
5-1 Ethernet Controller’s Register Map.....................................................................................................................341
5-2 MAC Control Register Map.................................................................................................................................342
5-3 Statistics Counter Register Map .........................................................................................................................343