![](http://datasheet.mmic.net.cn/380000/-PD98501_datasheet_16745028/-PD98501_287.png)
CHAPTER 4 ATM CELL PROCESSOR
Preliminary User’s Manual S14767EJ1V0UM00
287
4.4.21 A_IBBAR (IBUS Base Address Register)
A_IBBAR contains the base address for the access thorough IBUS to outside. RISC Core-space is addressed
using 24-bit address, while V
R
4120A RISC Processor space is addressed using 32-bit address. Therefore, the
extension of address is necessary when the access from the inside of this block to the outside is requested. Initial
value is zero.
A_IBBAR[31:0]
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
4.4.22 A_INBAR (Instruction Base Address register)
A_INBAR contains the base address to fetch instructions. RISC Core-space is addressed using 24-bit address,
while V
R
4120A RISC Processor space is addressed using 32-bit address. Therefore, the extension of address is
necessary when the access from the inside to the outside is requested. Initial value is zero.
A_INBAR[31:0]
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
4.4.23 A_UMCMD (UTOPIA Management I/F Command Register)
A_UMCMD selects operation mode of UTOPIA Management I/F and enables Monitoring mode to show RISC Core
trace data to the outside of LSI. After reset, RISC Core must write this register to configure UTOPIA Management I/F.
Initial value is zero.
NM
All 0
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
All 0
PR
MSL[1:0]
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Field
Value
Meaning
Initial value
NM
0
1
RISC Core monitoring disable
RISC Core monitoring enable
0
PR
0
1
To deassert UMRSTB
To assert UMRSTB to reset PHY device
0
MSL[1:0]
1x
01
00
Reserved
UTOPIA Management acts in the Intel-compatible mode.
(RD,WR,RDY style)
UTOPIA Management acts in the Motorola-compatible mode. (DS, R/W,
DTACK style)
00