![](http://datasheet.mmic.net.cn/380000/-PD98501_datasheet_16745028/-PD98501_508.png)
APPENDIX A MIPS III INSTRUCTION SET DETAILS
508
Preliminary User’s Manual S14767EJ1V0UM00
DDIVU
Doubleword Divide Unsigned
DDIVU
rs
SPECIAL
0 0 0 0 0 0
rt
0
0 0 0 0 0 0 0 0 0 0
31
26 25
21 20
16 15
0
6
5
5
10
DDIVU
0 1 1 1 1 1
6 5
6
Format:
DDIVU rs, rt
Description:
The contents of general register rs are divided by the contents of general register rt, treating both operands as
unsigned values. No integer overflow exception occurs under any circumstances, and the result of this operation is
undefined when the divisor is zero.
This instruction may be followed by additional instructions to check for a zero divisor, inserted by the programmer.
When the operation completes, the quotient word of the double result is loaded into special register LO and the
remainder word of the double result is loaded into special register HI
If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct
operation requires separating reads of HIor LOfrom writes by two or more instructions.
This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or
supervisor mode causes a reserved instruction exception.
Operation:
64
T-2:
LO
HI
←
undefined
←
undefined
←
undefined
←
undefined
←
(0 || GPR [rs]) div (0 || GPR [rt])
←
(0 || GPR [rs]) mod (0 || GPR [rt])
T-1:
LO
HI
LO
T:
HI
Exceptions:
Reserved instruction exception (32-bit user mode/supervisor mode)