![](http://datasheet.mmic.net.cn/380000/-PD98501_datasheet_16745028/-PD98501_283.png)
CHAPTER 4 ATM CELL PROCESSOR
Preliminary User’s Manual S14767EJ1V0UM00
283
4.4.5 A_RQU (Receiving Queue Underrun Register)
A_RQU shows pools which has no free buffers. When a pool has no free buffers, sets a bit which corresponds to
the pool. ATM Cell Processor detects vacancy of a pool when it receives a cell and try to send the cell to buffer.
Whenever one of A_RQU bits is on, A_RQU bit in A_GSR will be set. In this block, only pool7 - pool0 will be used.
Bit31-bit0 corresponds to pool31-pool0 respectively. If a bit is set to “1”, corresponding pool has no free buffers. Initial
value is all zero.
A_RQU[31:0]
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
4.4.6 A_RQA (Receiving Queue Alert Register)
A_RQA shows pools where the number of remaining batches is less than “ALERT LEVEL”, which is set by a user.
Whenever one of A_RQA bits is on, A_RQA bit in A_GSR will be set. In this block, only pool7 - pool0 will be used.
Bit31-bit0 corresponds to pool31-pool0 respectively. If a bit is set to “1”, the number of remaining batches is less than
“ALERT LEVEL”. Initial value is all zero.
A_RQA[31:0]
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
4.4.7 A_VER (Version Register)
A_VER shows version number of ATM Cell Processor block. Initial value is 00000200H.
ALL 0
MAJOR REVISION[7:0]
MINOR REVISION[7:0]
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
4.4.8 A_CMR (Command Register)
ATM Cell Processor receives command and parameter when V
R
4120A RISC Processor writes them in A_CMR
and A_CER. It can handle only one command at a time. When ATM Cell Processor receives a command from
V
R
4120A RISC Processor, it sets Busy Flag automatically by H/W to indicate it is busy. While Busy Flag is set, ATM
Cell Processor can not receive a new command. If V
R
4120A RISC Processor writes a new command when Busy Flag
is on, the new command will be ignored. F/W must reset Busy Flag by write-access when the command execution has
been completed. Multi-host mode is not supported. Initial value is zero. Detail of this register is described in
Section
4.7 Commands
.
BSY
A_CMR[30:0]
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
A_CMR[30:0](continue)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0