![](http://datasheet.mmic.net.cn/380000/-PD98501_datasheet_16745028/-PD98501_12.png)
12
Preliminary User’s Manual S14767EJ1V0UM00
4.2
Memory Space .........................................................................................................................275
4.2.1 Work RAM and register space .........................................................................................................276
4.2.2 Shard memory..................................................................................................................................276
Interruption...............................................................................................................................277
Registers for ATM Cell Processing........................................................................................277
4.4.1 Register map....................................................................................................................................277
4.4.2 A_GMR (General Mode Register)....................................................................................................279
4.4.3 A_GSR (General Status Register)....................................................................................................280
4.4.4 A_IMR (Interrupt Mask Register)......................................................................................................282
4.4.5 A_RQU (Receiving Queue Underrun Register)................................................................................283
4.4.6 A_RQA (Receiving Queue Alert Register)........................................................................................283
4.4.7 A_VER (Version Register)................................................................................................................283
4.4.8 A_CMR (Command Register) ..........................................................................................................283
4.4.9 A_CER (Command Extension Register) ..........................................................................................284
4.4.10 A_MSA0-A_MSA3 (Mailbox Start Address Register).....................................................................284
4.4.11 A_MBA0-A_MBA3 (Mailbox Bottom Address Register) .................................................................284
4.4.12 A_MTA0-A_MTA3 (Mailbox Tail Address Register) .......................................................................285
4.4.13 A_MWA0-A_MWA3 (Mailbox Write Address Register) ..................................................................285
4.4.14 A_RCC (Valid Receive Cell Counter Register)...............................................................................285
4.4.15 A_TCC (Valid Transmit Cell Counter Register)..............................................................................285
4.4.16 A_RUEC (Receive Unprovisioned VPI/VCI Error Cell Counter Register).......................................286
4.4.17 A_RIDC (Receive Internal Dropped Cell Counter Register)...........................................................286
4.4.18 A_APR (ABR Parameter Register).................................................................................................286
4.4.19 A_T1R (T1 Time Register) .............................................................................................................286
4.4.20 A_TSR (Time Stamp Register).......................................................................................................286
4.4.21 A_IBBAR (IBUS Base Address Register).......................................................................................287
4.4.22 A_INBAR (Instruction Base Address register)................................................................................287
4.4.23 A_UMCMD (UTOPIA Management I/F Command Register)..........................................................287
Data Structure..........................................................................................................................288
4.5.1 Tx packet..........................................................................................................................................288
4.5.2 Rx pool structure..............................................................................................................................291
Initialize.....................................................................................................................................297
4.6.1 Before starting RISC core ................................................................................................................297
4.6.2 After RISC core’s F/W is starting......................................................................................................298
4.6.3 Work RAM initialization ....................................................................................................................299
Commands ...............................................................................................................................300
4.7.1 Set_Link_Rate command.................................................................................................................301
4.7.2 Open_Channel command ................................................................................................................302
4.7.3 Close_Channel command................................................................................................................303
4.7.4 Open_IP_Channel command...........................................................................................................304
4.7.5 Close_IP_Channel command...........................................................................................................305
4.7.6 Tx_Ready command........................................................................................................................306
4.7.7 IP_Flow_Ready command ...............................................................................................................307
4.7.8 Add_Buffer command.......................................................................................................................308
4.7.9 Indirect_Access command ...............................................................................................................309
4.7.10 Set_Rx_Congestion command.......................................................................................................309
4.7.11 BRM_Tx command.........................................................................................................................310
4.3
4.4
4.5
4.6
4.7