參數(shù)資料
型號: T7633
廠商: Lineage Power
英文描述: Dual T1/E1 3.3 V Short-Haul Terminator(雙T1/E1 3.3V短通信距離終端器)
中文描述: 雙T1/E1的3.3伏短途終結(jié)者(雙T1/E1的3.3短通信距離終端器)
文件頁數(shù): 90/248頁
文件大?。?/td> 1459K
代理商: T7633
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁當(dāng)前第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁
Advance Data Sheet
T7633 Dual T1/E1 3.3 V Short-Haul Terminator
May 1998
80
Lucent Technologies Inc.
CEPT Time Slot 0 FAS/NOT FAS Control Bits
(continued)
NOT FAS A-Bit (CEPT Remote Frame Alarm) Sources
The A bit, as described in ITU Rec. G.704 Section 2.3.2 Table 4a/G.704, is the remote alarm indication bit. In
undisturbed conditions, this bit is set to 0 and transmitted to the line. In the loss of frame alignment (LFA) state, this
bit may be set to 1 and transmitted to the line as determined by register FRM_PR27. The A bit is set to 1 and trans-
mitted to the line for the following conditions:
1.
2.
Setting the transmit A bit = 1 control bit by setting register FRM_PR27 bit 7 to 1.
Optionally for the following alarm conditions as selected through programming register FRM_PR27.
A. The duration of loss of basic frame alignment as described in ITU Rec. G.706 Section 4.1.1
1
, or ITU Rec.
G.706 Section 4.3.2
2
if register FRM_PR27 bit 0 = 1.
B. The duration of loss of CRC-4 multiframe alignment if register FRM_PR27 bit 2 = 1.
C. The duration of loss of signaling time slot 16 multiframe alignment if register FRM_PR27 bit 1 = 1.
D. The duration of loss of CRC-4 multiframe alignment after either the 100 ms or 400 ms timer expires if
register FRM_PR27 bit 3 = 1.
E. The duration of receive Sa6_8hex
3
if register FRM_PR27 bit 4 = 1.
F.
The duration of receive Sa6_Chex
3
if register FRM_PR27 bit 5 = 1.
1. LFA is due to framing bit errors.
2. LFA is due to detecting 915 out of 1000 received CRC-4 errored blocks.
3. See Table 41, Sa6 Bit Coding Recognized by the Receive Framer, on page 95, for a definition of this Sa6 pattern.
NOT FAS Sa-Bit Sources
*
The Sa bits, Sa4—Sa8, in the NOT FAS frame can be a 4 kbits/s data link to and from the remote end. The sources
and value for the Sa bits are:
1.
The Sa source register FRM_PR29 bit 0—bit 4 if FRM_PR29 bit 7—bit 5 = 000 (binary) and FRM_PR30 bit 4—
bit 0 = 11111 (binary).
The facility data link external input (TFDL) if register FRM_PR29 bit 7 = 1 and register FRM_PR21 bit 6 = 1.
The internal FDL-HDLC if register FRM_PR29 bit 7 = 1 and register FRM_PR21 bit 6 = 0.
The Sa transmit stack if register FRM_PR29 bit 7—bit 5 are set to 01x (binary).
The CHI system interface if register FRM_PR29 bit 7—bit 5 are set to 001 (binary). This option requires the
received system data (RCHIDATA) to maintain a biframe alignment pattern where (1) frames containing Sa bit
information have bit 2 of time slot 0 in the binary 1 state and (2) these NOT FAS frames are followed by frames
not containing Sa bit information, the FAS frames, which have bit 2 of time slot 0 in the binary 0 state. This
ensures the proper alignment of the Sa received system data to the transmit line Sa data. Whenever this
requirement is not met by the system, the transmit framer will enter a loss of biframe alignment condition indi-
cated in the status register, FRM_SR1 bit 4, and then search for the pattern. In the loss of biframe alignment
state, transmitted line data is corrupted (only when the system interface is sourcing Sa or Si data). When the
transmit framer locates a new biframe alignment pattern, an indication is given in the status registers and the
transmit framer resumes normal operations.
2.
3.
4.
5.
The receive Sa data is present at:
A. The Sa received stack, registers FRM_SR54—FRM_SR63, if the T7633 is programmed in the Sa stack
mode.
B. The system transmit interface.
The status of the received Sa bits and the received Sa stack is available in status register FRM_SR4. The transmit
and receive Sa bit for the FDL can be selected by setting register FRM_PR43 bit 0—bit 2 as shown in Table 167.
* Whenever bits (e.g., Si, Sa, etc.) are transmitted from the system transparently, FRM_PR29 must first be momentarily written to 001xxxxx
(binary). Otherwise, the transmit framer will not be able to locate the biframe alignment.
相關(guān)PDF資料
PDF描述
T7688 5.0 V E1/CEPT Quad Line Interface(5.0 V E1/CEPT四線接口)
T7689 5.0 V T1 Quad Line Interface(5.0 V T1四線接口)
T7690 5.0 V T1/E1 Quad Line Interface(5.0 V T1/E1 四線接口)
T7693 3.3 V T1/E1 Quad Line Interface( 3.3 V T1/E四線接口)
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7645036 功能描述:手工工具 Campbell Snap Link #2450, 7/16", Steel RoHS:否 制造商:Molex 產(chǎn)品:Extraction Tools 類型: 描述/功能:Extraction tool
T7645106 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 1/8 Quick Link Steel Zinc Plated UPC Tagged
T7645126 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 1/4 Quick Link Steel Zinc Plated UPC Tagged
T7645136V 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 5/16 Quick Link Steel Zinc Plated UPC Tagged
T7645146 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 3/8 Quick Link Steel Zinc Plated UPC Tagged