![](http://datasheet.mmic.net.cn/370000/T7633_datasheet_16735409/T7633_14.png)
Advance Data Sheet
T7633 Dual T1/E1 3.3 V Short-Haul Terminator
May 1998
4
Lucent Technologies Inc.
Table of Contents
(continued)
Contents
Page
JTAG Boundary-Scan Specification..................................................................................................................... 135
Principle of the Boundary Scan...................................................................................................................... 135
Test Access Port Controller............................................................................................................................ 136
Instruction Register ........................................................................................................................................ 138
Boundary-Scan Register ................................................................................................................................ 139
BYPASS Register........................................................................................................................................... 139
IDCODE Register........................................................................................................................................... 139
3-State Procedures ........................................................................................................................................ 139
Microprocessor Interface...................................................................................................................................... 140
Overview ........................................................................................................................................................ 140
Microprocessor Configuration Modes............................................................................................................. 140
Microprocessor Interface Pinout Definitions................................................................................................... 141
Microprocessor Clock (MPCLK) Specifications.............................................................................................. 142
Microprocessor Interface Register Address Map ........................................................................................... 142
I/O Timing....................................................................................................................................................... 142
Reset.................................................................................................................................................................... 149
Hardware Reset (Pin 43/139)......................................................................................................................... 149
Software Reset/Software Restart................................................................................................................... 149
Interrupt Generation ............................................................................................................................................. 149
Register Architecture............................................................................................................................................ 150
Global Register Architecture................................................................................................................................. 154
Global Register Structure..................................................................................................................................... 155
Primary Block Interrupt Status Register (GREG0) ......................................................................................... 155
Primary Block Interrupt Enable Register (GREG1) ........................................................................................ 155
Global Loopback Control Register (GREG2) ................................................................................................. 156
Global Loopback Control Register (GREG3) ................................................................................................. 156
Global Control Register (GREG4).................................................................................................................. 157
Device ID and Version Registers (GREG5—GREG7) ................................................................................... 157
Line Interface Unit (LIU) Register Architecture..................................................................................................... 158
Line Interface Alarm Register............................................................................................................................... 159
Alarm Status Register (LIU_REG0)................................................................................................................ 159
Line Interface Alarm Interrupt Enable Register .................................................................................................... 159
Alarm Interrupt Enable Register (LIU_REG1) ................................................................................................ 159
Line Interface Control Registers........................................................................................................................... 160
LIU Control Register (LIU_REG2).................................................................................................................. 160
LIU Control Register (LIU_REG3).................................................................................................................. 161
LIU Control Register (LIU_REG4).................................................................................................................. 162
LIU Configuration Register (LIU_REG5) ........................................................................................................ 162
LIU Configuration Register (LIU_REG6) ........................................................................................................ 163
Framer Register Architecture ............................................................................................................................... 164
Framer Status/Counter Registers................................................................................................................... 165
Framer Parameter/Control Registers ............................................................................................................. 180
FDL Register Architecture.................................................................................................................................... 211
FDL Parameter/Control Registers (800—80E; E00—E0E).................................................................................. 212
Register Maps ...................................................................................................................................................... 219
Global Registers............................................................................................................................................. 219
Line Interface Unit Parameter/Control and Status Registers ......................................................................... 219
Framer Parameter/Control Registers (READ-WRITE)................................................................................... 220
Receive Framer Signaling Registers (READ-ONLY) ..................................................................................... 222
Framer Unit Parameter Register Map ............................................................................................................ 223
Transmit Signaling Registers (READ/WRITE) ............................................................................................... 226
Facility Data Link Parameter/Control and Status Registers (READ-WRITE)................................................. 227