參數(shù)資料
型號: T7633
廠商: Lineage Power
英文描述: Dual T1/E1 3.3 V Short-Haul Terminator(雙T1/E1 3.3V短通信距離終端器)
中文描述: 雙T1/E1的3.3伏短途終結者(雙T1/E1的3.3短通信距離終端器)
文件頁數(shù): 14/248頁
文件大小: 1459K
代理商: T7633
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁
Advance Data Sheet
T7633 Dual T1/E1 3.3 V Short-Haul Terminator
May 1998
4
Lucent Technologies Inc.
Table of Contents
(continued)
Contents
Page
JTAG Boundary-Scan Specification..................................................................................................................... 135
Principle of the Boundary Scan...................................................................................................................... 135
Test Access Port Controller............................................................................................................................ 136
Instruction Register ........................................................................................................................................ 138
Boundary-Scan Register ................................................................................................................................ 139
BYPASS Register........................................................................................................................................... 139
IDCODE Register........................................................................................................................................... 139
3-State Procedures ........................................................................................................................................ 139
Microprocessor Interface...................................................................................................................................... 140
Overview ........................................................................................................................................................ 140
Microprocessor Configuration Modes............................................................................................................. 140
Microprocessor Interface Pinout Definitions................................................................................................... 141
Microprocessor Clock (MPCLK) Specifications.............................................................................................. 142
Microprocessor Interface Register Address Map ........................................................................................... 142
I/O Timing....................................................................................................................................................... 142
Reset.................................................................................................................................................................... 149
Hardware Reset (Pin 43/139)......................................................................................................................... 149
Software Reset/Software Restart................................................................................................................... 149
Interrupt Generation ............................................................................................................................................. 149
Register Architecture............................................................................................................................................ 150
Global Register Architecture................................................................................................................................. 154
Global Register Structure..................................................................................................................................... 155
Primary Block Interrupt Status Register (GREG0) ......................................................................................... 155
Primary Block Interrupt Enable Register (GREG1) ........................................................................................ 155
Global Loopback Control Register (GREG2) ................................................................................................. 156
Global Loopback Control Register (GREG3) ................................................................................................. 156
Global Control Register (GREG4).................................................................................................................. 157
Device ID and Version Registers (GREG5—GREG7) ................................................................................... 157
Line Interface Unit (LIU) Register Architecture..................................................................................................... 158
Line Interface Alarm Register............................................................................................................................... 159
Alarm Status Register (LIU_REG0)................................................................................................................ 159
Line Interface Alarm Interrupt Enable Register .................................................................................................... 159
Alarm Interrupt Enable Register (LIU_REG1) ................................................................................................ 159
Line Interface Control Registers........................................................................................................................... 160
LIU Control Register (LIU_REG2).................................................................................................................. 160
LIU Control Register (LIU_REG3).................................................................................................................. 161
LIU Control Register (LIU_REG4).................................................................................................................. 162
LIU Configuration Register (LIU_REG5) ........................................................................................................ 162
LIU Configuration Register (LIU_REG6) ........................................................................................................ 163
Framer Register Architecture ............................................................................................................................... 164
Framer Status/Counter Registers................................................................................................................... 165
Framer Parameter/Control Registers ............................................................................................................. 180
FDL Register Architecture.................................................................................................................................... 211
FDL Parameter/Control Registers (800—80E; E00—E0E).................................................................................. 212
Register Maps ...................................................................................................................................................... 219
Global Registers............................................................................................................................................. 219
Line Interface Unit Parameter/Control and Status Registers ......................................................................... 219
Framer Parameter/Control Registers (READ-WRITE)................................................................................... 220
Receive Framer Signaling Registers (READ-ONLY) ..................................................................................... 222
Framer Unit Parameter Register Map ............................................................................................................ 223
Transmit Signaling Registers (READ/WRITE) ............................................................................................... 226
Facility Data Link Parameter/Control and Status Registers (READ-WRITE)................................................. 227
相關PDF資料
PDF描述
T7688 5.0 V E1/CEPT Quad Line Interface(5.0 V E1/CEPT四線接口)
T7689 5.0 V T1 Quad Line Interface(5.0 V T1四線接口)
T7690 5.0 V T1/E1 Quad Line Interface(5.0 V T1/E1 四線接口)
T7693 3.3 V T1/E1 Quad Line Interface( 3.3 V T1/E四線接口)
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器)
相關代理商/技術參數(shù)
參數(shù)描述
T7645036 功能描述:手工工具 Campbell Snap Link #2450, 7/16", Steel RoHS:否 制造商:Molex 產品:Extraction Tools 類型: 描述/功能:Extraction tool
T7645106 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 1/8 Quick Link Steel Zinc Plated UPC Tagged
T7645126 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 1/4 Quick Link Steel Zinc Plated UPC Tagged
T7645136V 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 5/16 Quick Link Steel Zinc Plated UPC Tagged
T7645146 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 3/8 Quick Link Steel Zinc Plated UPC Tagged