![](http://datasheet.mmic.net.cn/370000/T7633_datasheet_16735409/T7633_137.png)
Advance Data Sheet
May 1998
T7633 Dual T1/E1 3.3 V Short-Haul Terminator
127
Lucent Technologies Inc.
Concentration Highway Interface (CHI)
(continued)
CHI Parameters
(continue)
Table 57. Summary of the T7633’s Concentration Highway Interface Parameters
(continued)
Name
Description
TTSE31—TTSE0
Transmit Time-Slot Enable
31—0 (FRM_PR49—FRM_PR52).
These bits define
which transmit CHI time slots are enabled. A 1 enables the TCHIDATA or TCHIDATAB
time slot. A 0 forces the CHI transmit highway time slot to be 3-stated.
Receive Time-Slot Enable 31—0 (FRM_PR53—FRM_PR56).
These bits define
which receive CHI time slots are enabled. A 1 enables the RCHIDATA or RCH-
DATAB time slots. A 0 disables the time slot and transmits the programmable idle
code of register FRM_PR22 to the line interface.
Transmit Highway Select 31—0 (FRM_PR57—FRM_PR60).
These bits define
which transmit CHI highway, TCHIDATA or TCHIDATAB, contains valid data for the
active time slot. A 0 enables TCHIDATA; a 1 enables the TCHIDATAB.
Receive Highway Select 31—0 (FRM_PR61—FRM_PR64).
These bits define which
receive CHI highway, RCHIDATA or RCHIDATAB, contains valid data for the active
time slot. A 0 enables RCHIDATA; a 1 enables the RCHIDATAB.
Transmitter Bit Offset (FRM_PR46 bit 0—bit 2)
. These bits are used in conjunction
with the transmitter byte offset to define the beginning of the transmit frame. They
determine the offset relative to TCHIFS, for the first bit of transmit time slot 0. For CMS
= 1, the offset is twice the number of TCHICK clock periods by which transmission of
the first bit is delayed. For CMS = 0, the offset is the number of TCHICK cycles by
which the first bit is delayed.
Receiver Bit Offset (FRM_PR46 bit 4—bit 6)
. These bits are used in conjunction with
the receiver byte offset to define the beginning of the receiver frame. They determine
the offset relative to the RCHIFS, for the first bit of receive time slot 0. For CMS = 1,
the offset is twice the number of RCHICK clock periods by which the first bit is delayed.
For CMS = 0, the offset is the number of RCHICK cycles by which the first bit is
delayed.
Transmitter Byte Offset (FRM_PR47 bit 0—bit 5 and FRM_PR65 bit 0)
. These bits
determine the offset from the TCHIFS to the beginning of the next frame on the
transmit highway. Note that in the ASM mode, a frame consists of 64 contiguous bytes;
whereas in other modes, a frame contains 32 contiguous bytes. Allowable offsets:
2.048 Mbits/s
0—31 bytes.
4.096 Mbits/s
0—63 bytes.
8.192 Mbits/s
0—127 bytes.
Receiver Byte Offset (FRM_PR48 bit 0—bit 5 and FRM_PR66 bit 0)
. These bits
determine the offset from RCHIFS to the beginning of the receive CHI frame. Note that
in the ASM mode, a frame consists of 64 contiguous bytes; whereas in other modes,
a frame contains 32 contiguous bytes. Allowable offsets:
2.048 Mbits/s
0—31 bytes.
4.096 Mbits/s
0—63 bytes.
8.192 Mbits/s
0—127 bytes.
RTSE31—RTSE0
THS31—THS0
RHS31—RHS0
TOFF2—TOFF0
ROFF2—ROFF0
TBYOFF6—TBYOFF0
RBYOFF6—RBYOFF0