![](http://datasheet.mmic.net.cn/380000/-PD98405_datasheet_16745025/-PD98405_9.png)
9
TABLE OF CONTENTS
CHAPTER 1 OVERVIEW .................................................................................................................19
1.1
FEATURES............................................................................................................................19
1.2
ORDERING INFORMATION.................................................................................................19
1.3
APPLICATION EXAMPLE ....................................................................................................20
1.4
BLOCK DIAGRAM................................................................................................................21
CHAPTER 2 PIN FUNCTIONS......................................................................................................... 23
2.1
OUTLINE OF PIN CONFIGURATION...................................................................................23
2.2
PIN ASSIGNMENT................................................................................................................25
2.3
PIN FUNCTIONS...................................................................................................................27
2.3.1
PHY Layer Device Interface Signals.........................................................................27
2.3.2
Bus Interface Signals................................................................................................30
2.3.3
Control Memory Interface Signals.............................................................................39
2.3.4
PMD Interface Signals (Internal PHY Mode: PHM of the GMR Register = 0).........40
2.3.5
JTAG Boundary Scan Signals ..................................................................................41
2.3.6
Other Signals ............................................................................................................41
2.3.7
Power and Ground....................................................................................................42
2.3.8
Pin States during and after a Reset..........................................................................43
CHAPTER 3 FUNCTIONAL DESCRIPTION....................................................................................45
3.1
OVERVIEW............................................................................................................................45
3.2
AAL-5 SAR SUBLAYER FUNCTION ...................................................................................48
3.3
ATM LAYER FUNCTION ......................................................................................................49
3.3.1
Creating Cells............................................................................................................49
3.3.2
Setting the Cell Transmission Rate...........................................................................52
3.3.3
Supporting Non-AAL-5 Traffic...................................................................................52
3.4
TC SUBLAYER FUNCTION..................................................................................................53
CHAPTER 4 INTERFACES..............................................................................................................55
4.1
GENERAL-PURPOSE BUS INTERFACE ............................................................................55
4.1.1
Bus Operation Control Pins ......................................................................................56
4.1.2
Parity Check Function...............................................................................................56
4.1.3
Master Operation ......................................................................................................58
4.1.4
Slave Operation ........................................................................................................68
4.1.5
Little/Big Endian Select Function..............................................................................71