![](http://datasheet.mmic.net.cn/380000/-PD98405_datasheet_16745025/-PD98405_328.png)
CHAPTER 7 REGISTERS
328
(7) PHY interrupt cause register (PICR)
This register is used to indicate the cause of an interrupt request.
Register name
D7
D6
D5
D4
D3
D2
D1
D0
Address
Default
R/W
PICR
OOL
0
LOS
LOF
ALM
PFM
PCO
RFO
06H
00H
R
Field
Function
Default value
Used to indicate the lock state of the clock recovery PLL.
1
Indicates that the clock recovery PLL has been unlocked.
0
Indicates that the clock recovery PLL operates normally.
Used to indicate the LOS state.
1
Indicates the occurrence of LOS (Loss Of Signal).
0
Indicates that LOS has not occurred.
Used to indicate the LOF state.
1
Indicates the occurrence of LOF (Loss Of Frame).
0
Indicates that LOF has not occurred.
Used to indicate the ACR register state.
1
Indicates the occurrence of a circuit failure, as indicated by the ACR
register (OOF, LOP, OCD, LCD, Line AIS, Path AIS, Line RDI, Path
RDI).
0
Indicates the non-occurrence of the circuit failure indicated by the ACR
register.
Used to indicate the PCR register state.
1
Indicates the detection of the performance detailed cause indicated by
the PCR register (Frequency justification, B1E, B2E, B3E, Line FEBE,
Path FEBE).
0
Indicates that the performance detailed cause indicated by the PCR
register has not been detected.
Used to indicate the state of the performance counter.
1
Indicates that a performance counter (B1EC, B2EC, B3EC, LFBC,
PFBC, FJC, HECC, FULC, IDLC, INFC) overflow has occurred.
0
Indicates that the performance counter has not overflowed.
Used to indicate the occurrence of a receive FIFO overrun.
1
Indicates that a receive FIFO overrun has occurred.
0
Indicates that a receive FIFO overrun has not occurred.
D7: OOL
0
D5: LOS
0
D4: LOF
0
D3: ALM
0
D2: PFM
0
D1: PCO
0
D0: RFO
0
Remarks 1
. Upon reading this register, 0 will be returned for the D6 bit. It is not possible to write to the D6
bit.
2
. If any one bit of these registers is set to 1, the PI bit of the GSR register will be set to 1.