![](http://datasheet.mmic.net.cn/380000/-PD98405_datasheet_16745025/-PD98405_330.png)
CHAPTER 7 REGISTERS
330
(9) Alarm cause register (ACR)
This register is used to indicate the cause of a circuit failure.
Register name
D7
D6
D5
D4
D3
D2
D1
D0
Address
Default
R/W
ACR
OOF
LOP
OCD
LCD
LAIS
PAIS
LRDI
PRDI
08H
00H
R
Field
Function
Default value
Used to indicate the OOF (Out Of Frame) status.
1
Indicates that OOF has occurred.
0
Indicates that OOF has not occurred.
Used to indicate the LOP (Loss Of Pointer) status.
1
Indicates that LOP has occurred.
0
Indicates that LOP has not occurred.
Used to indicate the OCD (Out of Cell Delineation) status.
1
Indicates that OCD has occurred.
0
Indicates that OCD has not occurred.
Used to indicate the LCD (Loss of Cell Delineation) status.
1
Indicates that LCD has occurred.
0
Indicates that LCD has not occurred.
Used to indicate the Line AIS status.
1
Indicates that Line AIS has occurred.
0
Indicates that Line AIS has not occurred.
Used to indicate the Path AIS status.
1
Indicates that Path AIS has occurred.
0
Indicates that Path AIS has not occurred.
Used to indicate the Line RDI status.
1
Indicates that Line RDI has occurred.
0
Indicates that Line RDI has not occurred.
Used to indicate the Path RDI status.
1
Indicates that Path RDI has occurred.
0
Indicates that Path RDI has not occurred.
D7: OOF
0
D6: LOP
0
D5: OCD
0
D4: LCD
0
D3: LAIS
0
D2: PAIS
0
D1: LRDI
0
D0: PRDI
0
Caution
In pointer status transition, an LOP bit is not cleared for an LOP -> Path-AIS transition. To
determine LOP by software, include a condition that the PAIS bit must be 0.
Remark
If any one bit of these registers is set to 1, the ALM bit of PICR (address: 06H) will be set to "1."