參數(shù)資料
型號(hào): T7234
英文描述: Compliance with the New ETSI PSD Requirement
中文描述: 符合新的ETSI PSD的要求
文件頁(yè)數(shù): 64/116頁(yè)
文件大?。?/td> 1056K
代理商: T7234
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
60
Lucent Technologies Inc.
Application Briefs
(continued)
T7256 Configuration
(continued)
4. The upstream B-channel source will be either the
S/T-interface (if a TE has a call active) or the TDM
highway (if an analog phone has a call active). Each
B channel can be sourced from the TDM highway or
the S/T-interface independent of the other B chan-
nel. The source of the upstream B channels is con-
trolled by register DFR0, bits 1 and 0 (for B1) and
bits 3 and 2 (for B2). These bits must be controlled
dynamically depending on whether an analog
phone or a TE is requesting the B channel. A sug-
gested approach to B-channel control is to default
to the S/T-interface (i.e., the TEs) and switch to the
TDM highway when it is determined that a call is
being placed/received on the analog phone (i.e.,
after call setup has been established via the D
channel as described in item #2, above). For exam-
ple, if a B1 call is placed on an analog phone,
DFR0, bit 1 must be changed from a 1 to a 0 to
allow the POTS circuitry to source the upstream B1
channel data. All the other bits in DFR0 remain set
to 1.
Register DFR1, bits 5 and 6 control B1 and B2
channel data (respectively) from the U-interface to
the TDM highway. It may be necessary to keep the
B1 and B2 time slots disabled (3-stated) when the
analog phones are not in use to keep the codecs
quiet. A 5.1 k
pull-up resistor on the TDMDO pin
should be used to ensure that the TDM data is all
1s. Some codecs can be quieted by disabling the
codec frame strobe signal.
5. When the TDM highway is enabled by setting
TDMEN = 0, TDMCLK and FS will not become
active until at least one of the bits 2—7 in register
DFR1 are enabled (set to 0).
D-Channel Priority
One issue in this application concerns the D-channel
priority mechanism because the D channel must be
shared between the TA circuitry and any TEs that are
connected to the S/T-interface. Below is an approach
for implementing the D-channel priority mechanism.
1. Normally, the D channels from the TE should be
routed directly through to the switch. Thus, the NT1/
TA simply looks like an NT1, passing data directly
between the S/T- and U-interfaces.
2. If a POTS phone needs to access the D channel
(due to an incoming or outgoing call request as
described in item #2 of the previous section), it
should set SXE = 0 (register GR2, bit 3). This will
cause any TEs currently accessing the D channel to
relinquish the D channel due to a collision detection
(i.e., the TE’s outgoing D bit will differ from its
incoming E bit).
3. The POTS controller should delay 1.5 ms, then set
UXD = 0 (register DFR1, bit 0) to allow local control
of the upstream D channel. Then it can assume
control of the D channel and begin to transmit and
receive call control packets via the HDLC formatter.
The 1.5 ms delay guarantees that at least seven 1s
will be transmitted in the upstream D-channel data
stream before the local controller sends the opening
flag of its first packet. Thus, if the last bit that a TE
transmitted on the D channel (before SXE = 0 was
set) was a 0, the transmission of at least seven 1s
will cause an abort HDLC message to be recog-
nized by the switch, which properly notifies the
switch that the TE that was in the process of send-
ing a packet aborted that transmission.
4. When the POTS controller has completed its D-
channel message, it should set SXE = 1 to relin-
quish control of the D channel.
More intelligence can be built into the D-channel algo-
rithm if desired. For example, since the downstream D-
channel messages are always being monitored, it is
possible to determine whether a call setup to a TE is in
progress. If so, the POTS controller can hold off a local
TA call request until the TE call setup is complete. In
addition, after each D-channel access, the POTS con-
troller can allow adequate time for a TE to exchange
call control messages with a switch before taking over
the D channel again. The timing for these sequences
would be managed by the TA controller software.
相關(guān)PDF資料
PDF描述
T7234A Compliance with the New ETSI PSD Requirement
T7237A Compliance with the New ETSI PSD Requirement
T7256A Compliance with the New ETSI PSD Requirement
T7288 CEPT/E1 Line Interface(CEPT/E1 線接口)
T7290A DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7234A 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:Compliance with the New ETSI PSD Requirement
T7237 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Compliance with the New ETSI PSD Requirement
T7237A 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:Compliance with the New ETSI PSD Requirement
T7240 制造商:TE Connectivity 功能描述:
T7-241A5 功能描述:撥動(dòng)開(kāi)關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開(kāi)關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類(lèi)型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: