參數(shù)資料
型號: T7234
英文描述: Compliance with the New ETSI PSD Requirement
中文描述: 符合新的ETSI PSD的要求
文件頁數(shù): 18/116頁
文件大?。?/td> 1056K
代理商: T7234
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
14
Lucent Technologies Inc.
S/T-Interface Frame Structure
The S/T-interface transfers its subscriber line 2B+D
information as a 192 kbits/s full-duplex signal grouped
into frames of 48 bits with a period of 250
μ
s, as speci-
fied in the ITU-T I.430/ANSI T1.605 standard. Thirty-six
of the 48 bits sent in each direction convey user infor-
mation (two 8-bit occurrences of each of the two B
channels, and four D-channel bits). The remaining
12 bits per frame are used for framing, control, dc bal-
ance, and maintenance. The frame structures are
shown in each direction in Figure 6.
In the bit stream transmitted from the terminal endpoint
(TE) to the network termination (NT), 4 bits are used for
framing (F and FA, each with a dc balancing bit L),
eight additional L bits are used to balance the 32 B-
channel bits, and 4 bits are D-channel bits.
For the NT-to-TE transmission, 4 bits (F with dc balanc-
ing bit L, FA, and N) are used for framing, one M bit
marks the start of a 20-frame multiframe, four E bits
form an echo channel for retransmission of the D-chan-
nel bits received from the TE, one additional L bit is
used to balance the contents of the entire frame, and
1 bit (A) is set to one when bit synchronization is
achieved between TE and NT as part of the INFO 4
state. One S bit is used for transmitting S subchannel
messages in an NT-to-TE multiframe.
The framing procedure uses bipolar line-code viola-
tions to establish synchronization. Since the last binary
0 of any frame is a positive pulse and the F bit is also
defined to be a positive pulse (see Figure 7), the first bit
of each frame represents a coding violation. In addi-
tion, the second bit of each frame, a balance bit, is a
negative pulse, and the next binary 0 in the frame is
forced to be negative, causing another violation. Both
bipolar violations allow framing and provide dc balance.
All other pulses follow the alternating convention.
5-2479 (C)
Figure 6. Frame Structures of NT and TE Frames
F
L
EIGHT
B1 BITS
L
D
L FA
L
EIGHT
B2 BITS
EIGHT
B1 BITS
EIGHT
B2 BITS
L
D
L
L
D
L
L
D
L
NT-TO-
TE
FRAME
TE-TO-
NT
FRAME
F
L
EIGHT
B1 BITS
E
D
A FA N
EIGHT
B2 BITS
EIGHT
B1 BITS
EIGHT
B2 BITS
E
D M
E
D S
E
D
L
ONE FRAME = 48 bits IN 250
μ
s
BANDWIDTH = 192 kbits/s
相關PDF資料
PDF描述
T7234A Compliance with the New ETSI PSD Requirement
T7237A Compliance with the New ETSI PSD Requirement
T7256A Compliance with the New ETSI PSD Requirement
T7288 CEPT/E1 Line Interface(CEPT/E1 線接口)
T7290A DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口)
相關代理商/技術參數(shù)
參數(shù)描述
T7234A 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement
T7237 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement
T7237A 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement
T7240 制造商:TE Connectivity 功能描述:
T7-241A5 功能描述:撥動開關 ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風格: 端子密封: 觸點電鍍: 照明: