- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383875 > T7234 Compliance with the New ETSI PSD Requirement PDF資料下載
參數(shù)資料
| 型號(hào)： | T7234 |
| 英文描述： | Compliance with the New ETSI PSD Requirement |
| 中文描述： | 符合新的ETSI PSD的要求 |
| 文件頁(yè)數(shù)： | 24/116頁(yè) |
| 文件大小： | 1056K |
| 代理商： | T7234 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
20
Lucent Technologies Inc.
Microprocessor Interface Description
(continued)
Registers
(continued)
Table 4. Global Device Control—Device Configuration (Address 00h)
Reg
GR0
Default State
on RESET
R/W
R/W
Bit 7
Rsv.
1
Bit 6
Bit 5
MULTIF
1
Bit 4
Bit 3
Bit 2
CRATE1
1
Bit 1
CRATE0
1
Bit 0
RESET
1
AUTOACT
AUTOACT/
SCK
AUTOEOC
1
AUTOCTL
1
Register
GR0
Bit
0
Symbol
RESET
Name/Description
Reset.
Same function as external RESET pin, except the state of the AUTOACT/
SCK, ACTMODE/INT, and SYN8K_CTL/SDI pins are not checked. Assertion of
this bit halts data transmission, clears adaptive filter coefficients, resets the S/T-
interface transceiver, and sets all microprocessor register bits (except itself) to
their default state. The microprocessor must write this bit back to a 1 to bring the
T7256 out of its RESET state. During reset, the U-interface transmitter produces
0 V and the output impedance is 135
at tip and ring.
0—Reset.
1—No effect on device operation (default).
CRATE[1:0]
CKOUT Rate Control.
00—Not used.
01—10.24 MHz synchronous with U-interface (if active); otherwise, free-
running.
10—15.36 MHz free-running.
11—3-state (default).
AUTOCTL
Auto Control Enable.
Enables automatic control of ANSI maintenance and re-
served bit insertion. When AUTOCTL = 1, register CFR0 is ignored and the con-
trol flow state machine automatically controls ANSI maintenance functions and
reserved bit insertion. When AUTOCTL = 0, the microprocessor controls ANSI
maintenance functions and reserved bit insertion via register CFR0.
0—CFR0 functions controlled manually by microprocessor.
1—CFR0 functions controlled automatically.
AUTOEOC
Automatic eoc Processor Enable.
Enables eoc state machine which imple-
ments eoc processing per the ANSI standard. When AUTOEOC = 1, registers
ECR0—ECR1 are ignored. The eoc state machine only responds to addresses
000 and 111 as valid addresses.
0—eoc state machine disabled.
1—eoc state machine enabled (default).
MULTIF
Multiframing Control.
Enables the multiframing controller and allows the micro-
processor to access the S and Q channels. When disabled, multiframing is not
implemented (the NT transmits all 0s in the FA
and M bit positions and all 1s in
the S bit positions to the TE). Also, register bits 3—0 in MCR0 are forced to 1 and
register bits 3—0 in MCR1—5 are forced to 0 when multiframing is disabled.
0—Multiframing controller enabled.
1—Multiframing controller disabled (default).
GR0
2—1
GR0
3
GR0
4
GR0
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7234A | Compliance with the New ETSI PSD Requirement |
| T7237A | Compliance with the New ETSI PSD Requirement |
| T7256A | Compliance with the New ETSI PSD Requirement |
| T7288 | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7234A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7240 | 制造商:TE Connectivity 功能描述: |
| T7-241A5 | 功能描述:撥動(dòng)開關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。