參數(shù)資料
型號: T7234
英文描述: Compliance with the New ETSI PSD Requirement
中文描述: 符合新的ETSI PSD的要求
文件頁數(shù): 23/116頁
文件大?。?/td> 1056K
代理商: T7234
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
Lucent Technologies Inc.
19
Microprocessor Interface Description
(continued)
Registers
(continued)
Figure 11. Functional Register Map (Addresses and Bit Assignments)
FUNCTION
ADD-
RESS
REG-
ISTER
R/W
BIT
7
6
5
4
3
2
1
0
GLOBAL DEVICE
CONTROL—DEVICE
CONFIGURATION
GLOBAL DEVICE
CONTROL—
U-INTERFACE
GLOBAL DEVICE
CONTROL—
S/T-INTERFACE
DATA FLOW
CONTROL—U & S/T
B CHANNELS
DATA FLOW
CONTROL—D CHAN-
NELS & TDM BUS
TDM BUS TIMING
CONTROL
CONTROL FLOW ST.
MACH. CONTROL—
MAINTEN./RSV. BITS
CONTROL FLOW ST.
MACH. STATUS
CONTROL FLOW ST.
MACH. STATUS—
RESERVED BITS
eoc
STATE MACHINE
CONTROL—ADDRESS
eoc
STATE MACHINE
CONTROL—
INFORMATION
eoc
STATE MACHINE
STATUS—ADDRESS
eoc
STATE MACHINE
STATUS—
INFORMATION
Q CHANNEL BITS
00h
GR0
R/W
RSV
AUTOACT
MULTIF
AUTOEOC
AUTOCTL
CRATE1
CRATE0
RESET
01h
GR1
R/W
SAI1
SAI0
XPCY
ACTT
NTM
PS1
PS2
LPBK
02h
GR2
R/W
STOA
ACTSEL
TDMEN
U2BDLN
SXE
SRESET
SPWRUD
FT
03h
DFR0
R/W
SXB21
SXB20
SXB11
SXB10
UXB21
UXB20
UXB11
UXB10
04h
DFR1
R/W
TDMDU
TDMB2U
TDMB1U
TDMDS
TDMB2S
TDMB1S
SXD
UXD
05h
TDR0
R/W
FSP
FSC2
FSC1
FSC0
06h
CFR0
R/W
R64T
R25T
R16T
R15T
AFRST
ILOSS
07h
CFR1
R
I4I
AIB
FEBE
NEBE
UOA
OOF
XACT
ACTR
08h
CFR2
R
R64R
R54R
R44R
R34R
R25R
R16R
R15R
09h
ECR0
R/W
CCRC
U2BDLT
UB2LP
UB1LP
DMT
A1T
A2T
A3T
0Ah
ECR1
R/W
I1T
I2T
I3T
I4T
I5T
I6T
I7T
I8T
0Bh
ECR2
R
DMR
A1R
A2R
A3R
0Ch
ECR3
R
I1R
I2R
I3R
I4R
I5R
I6R
I7R
I8R
0Dh
0Eh
0Fh
10h
11h
12h
MCR0
MCR1
MCR2
MCR3
MCR4
MCR5
R
Q1
SC11
SC21
SC31
SC41
SC51
Q2
SC12
SC22
SC32
SC42
SC52
Q3
SC13
SC23
SC33
SC43
SC53
Q4
SC14
SC24
SC34
SC44
SC54
S SUBCHANNEL 1
R/W
R/W
R/W
R/W
R/W
S SUBCHANNEL 2
S SUBCHANNEL 3
S SUBCHANNEL 4
S SUBCHANNEL 5
U-INTERFACE INTER-
RUPT REGISTER
U-INTERFACE INTER-
RUPT MASK REGISTER
S/T-INTERFACE INTER-
RUPT REGISTER
S/T-INTERFACE INTER-
RUPT MASK REGISTER
MAINTENANCE INTER-
RUPT REGISTER
MAINTENANCE INTER-
RUPT MASK REGISTER
GLOBAL INTERRUPT
REGISTER
13h
UIR0
R
TSFINT
RSFINT
OUSC
BERR
ACTSC
EOCSC
14h
UIR1
R/W
TSFINTM
RSFINTM
OUSCM
BERRM
ACTSCM EOCSCM
15h
SIR0
R
I4C
SFECV
QSC
SOM
16h
SIR1
R/W
I4CM
SFECVM
QSCM
SOMM
17h
MIR0
R
EMINT
ILINT
QMINT
18h
MIR1
R/W
EMINTM
ILINTM
QMINTM
19h
GIR0
R
MINT
SINT
UINT
相關(guān)PDF資料
PDF描述
T7234A Compliance with the New ETSI PSD Requirement
T7237A Compliance with the New ETSI PSD Requirement
T7256A Compliance with the New ETSI PSD Requirement
T7288 CEPT/E1 Line Interface(CEPT/E1 線接口)
T7290A DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7234A 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement
T7237 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement
T7237A 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement
T7240 制造商:TE Connectivity 功能描述:
T7-241A5 功能描述:撥動開關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點電鍍: 照明: