- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383875 > T7234 Compliance with the New ETSI PSD Requirement PDF資料下載
參數(shù)資料
| 型號(hào)： | T7234 |
| 英文描述： | Compliance with the New ETSI PSD Requirement |
| 中文描述： | 符合新的ETSI PSD的要求 |
| 文件頁(yè)數(shù)： | 104/116頁(yè) |
| 文件大?。?/td> | 1056K |
| 代理商： | T7234 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)當(dāng)前第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
100
Lucent Technologies Inc.
Questions and Answers
(continued)
Miscellaneous
(continued)
A43:
(continued)
The crystal characteristics section of the data
sheet notes that the board parasitics must be
within the range of 0.6 pF
±
0.4 pF.
Q44:
What clocks are available on the T7256
A44:
The following clocks are available and are always
present once enabled, regardless of the state of
activation on the U- or S/T-interfaces:
1. SYN8K, pin 4 (8 kHz clock) is enabled by hold-
ing SDI (pin 12) low during an external RESET.
2. TDMCLK, pin 9 (2.048 MHz clock) is enabled
by writing TDMEN = 0 (register GR2, bit 5).
3. CKOUT, pin 17 (10.24 MHz or 15.36 MHz
clock) is enabled by writing register GRO bit 2
or 1, respectively, to 0. Normally 3-stated.
Note that using clocks 2 or 3 above requires a
microprocessor for setting the appropriate config-
uration.
Q45:
I plan to program the T7256 to output
15.36 MHz from its CKOUT pin. Is this clock a
buffered version of the 15.36 MHz oscillator
clock I am concerned that if it is not buffered, the
capacitive loading on this pin could affect the sys-
tem clock frequency.
A45:
The 15.36 MHz output is a buffered version of the
XTAL clock and therefore hanging capacitance
on it will not affect the T7256’s system clock fre-
quency.
Q46:
How does the filtering at the OPTOIN input work
A46:
The signals applied to OPTOIN are digitally fil-
tered for 20 ms. Any transitions under 20 ms will
be ignored.
Q47:
What is the isolation voltage of the 6N139
optoisolator used in the dc termination circuit of
the T7256
A47:
2500 VAC, 1 minute.
Q48:
Can the T7256 operate with an external
15.36 MHz clock source instead of using a crys-
tal
A48:
Yes, by leaving X1 disconnected and driving X2
with an external CMOS-level oscillator.
Q49:
What is the effect of ramping down the power-
supply voltage on the device When will it provide
a valid reset This condition can occur when a
line-powered NT1’s line cord is repeatedly
plugged in and removed and plugged in again
before the power supply has had enough time to
fully ramp-up.
A49:
The device’s reset is more dependent on the
RESET pin than the power supply to the device.
As long as the proper input conditions on the
RESET pin (see Table 42) are met, the device will
have a valid reset. Note that this input is a
Schmitt-trigger input.
Q50:
Is there a recommended method for powering the
T7256 For example, is it desirable to separate
the power supplies, etc.
A50:
The T7256 is not extremely sensitive to power-
supply schemes. Following standard practices of
decoupling power supplies close to the chip and,
if power and ground planes are not used, keeping
power traces away from high-frequency signals,
etc., should yield acceptable results. Separating
the T7256 analog power supplies from the digital
power supplies near the chip may yield a small
improvement, and the same holds true for using
power and ground planes vs. discrete traces.
Note that if analog and digital power supplies are
separated, the crystal power supply (V
DDO
)
should be tied to the digital supplies (V
DDD
).
See the SCNTI Family Reference Design Board
Hardware User Manual (MN96-011ISDN),
Appendix A for an example of a board layout that
performs well.
Q51:
What are the filter characteristics of the PLL at
the NT
A51:
The –3 dB frequency is approximately 5 Hz,
peaking is about 1.2 dB.
Q52:
Can the T7256 operate in the LT mode
A52:
No, the T7256 is optimized for the NT side of the
loop and cannot operate in the LT mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7234A | Compliance with the New ETSI PSD Requirement |
| T7237A | Compliance with the New ETSI PSD Requirement |
| T7256A | Compliance with the New ETSI PSD Requirement |
| T7288 | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7234A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7240 | 制造商:TE Connectivity 功能描述: |
| T7-241A5 | 功能描述:撥動(dòng)開關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。