- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383875 > T7234 Compliance with the New ETSI PSD Requirement PDF資料下載
參數(shù)資料
| 型號(hào)： | T7234 |
| 英文描述： | Compliance with the New ETSI PSD Requirement |
| 中文描述： | 符合新的ETSI PSD的要求 |
| 文件頁(yè)數(shù)： | 53/116頁(yè) |
| 文件大小： | 1056K |
| 代理商： | T7234 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)當(dāng)前第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
Lucent Technologies Inc.
49
S/T-Interface Multiframing Controller
Description
If an external microprocessor is available, the T7256
can provide the capability of supporting multiframing as
defined in ITU-T I.430 Section 6.3.3 and ANSI T1.605
Section 7.3.3. Multiframing provides layer-1 signaling
capability between the TEs and the NT in both direc-
tions through the use of extra channels referred to as
the S channel for the NT-to-TE direction and the Q
channel for the TE-to-NT direction (see Figure 8 in this
data sheet for the location of the S and Q bits in the NT
and TE frames). This signaling capability is similar to
the eoc channel between the LT and NT on the U-inter-
face. The S and Q channels exist only between the TE
and NT, and there is no requirement that the NT trans-
fers this information to the U-interface.
The requirement for multiframing capability is treated
somewhat differently in ANSI T1.605, ITU-T I.430, and
ETSI ETS 300 012. The ANSI standard states that the
use of the S- and Q-channels is optional (Section
7.3.3). NTs that do not support these channels are not
required to encode the FA and M bits as required for
multiframing. TEs that do not support these channels
still must provide for identification of the Q-bit positions
and, if identified, must set each Q bit to a binary one.
ANSI defines a set of Q-channel messages, and
divides the S channel into five subchannels, defining
messages for S subchannels 1 and 2 (see T1.605
Tables 8 and 9).
ITU-T I.430 contains similar requirements for the S and
Q channels as T1.605, with the following exceptions:
1. There is no "far-end code violation" message for S
subchannel 1 (see ITU-T I.430, Table 9).
2. S subchannel 2 is not defined.
ETSI ETS 300 012 deviates slightly from ITU-T I.430. It
states that the NT1 will not provide multiframing, and
therefore the FA bit from NT-to-TE must be set to zero
(Table A.1, subclause A.6.3.3). An NT2, however, may
optionally provide multiframing in accordance with ITU-
T I.430. In either case, the TEs must provide for identifi-
cation of the Q-bit positions.
The multiframing mechanism in the T7256 is controlled
by the microprocessor. Normally, multiframing is dis-
abled (the NT transmits all zeros in the FA and M bit
positions and all ones in the S bit positions). To enable
multiframing, set MULTIF = 0 in bit 5 of register GR0.
Note that multiframing should only be enabled after the
TE interface is fully active (i.e., transmitting INFO3). In
order to guarantee this, the controller should implement
the following procedure:
1. Initialize MULTIF = 1 (this is the default on pow-
erup).
2. Monitor ACTR (register CFR1, bit 0) with the micro-
processor to detect when the system has activated
and has received INFO3. ACTR reflects the state of
the U-interface act bit from the LT, and is sent by the
LT in response to a reception of the act bit from the
NT. The NT sets act = 1 only after receiving INFO3
on the S/T-interface; so waiting for ACTR = 1
ensures that INFO3 is being received.
The monitoring of the ACTR bit can be interrupt-
driven using the ACTSC bit in interrupt register
UIR0.
3. When ACTR = 1 is detected, set MULTIF = 0 to
enable multiframing.
4. Monitor for a change from XACT = 1 to XACT = 0.
This can also be interrupt-driven using the ACTSC
bit in interrupt register UIR0.
5. When XACT = 0 is detected, this indicates that the
system has deactivated.
At this point, go back to step #1 and repeat the proce-
dure.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7234A | Compliance with the New ETSI PSD Requirement |
| T7237A | Compliance with the New ETSI PSD Requirement |
| T7256A | Compliance with the New ETSI PSD Requirement |
| T7288 | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7234A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7240 | 制造商:TE Connectivity 功能描述: |
| T7-241A5 | 功能描述:撥動(dòng)開關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。