![](http://datasheet.mmic.net.cn/370000/TMX320DM6446ZWT_datasheet_16742798/TMX320DM6446ZWT_8.png)
www.ti.com
P
2.2
Device Compatibility
2.3
ARM Subsystem
2.3.1
ARM926EJ-S RISC MPU
TMS320DM6446
Digital Media System on-Chip
SPRS283–DECEMBER 2005
Table 2-1. Characteristics of the Processor (continued)
HARDWARE FEATURES
(1)
Product Preview (PP),
Advance Information (AI),
or Production Data (PD)
DM6446
Product Status
(2)
PP
(2)
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice .
The ARM926EJ-S RISC MPU is compatible with other ARM9 MPUs from ARM Holdings plc.
The C64X+ DSP core is code-compatible with the C6000 DSP platform and supports features of the
C64X DSP family.
The ARM Subsystem is designed to give the ARM926EJ-S (ARM9) master control of the device. In
general, the ARM is responsible for configuration and control of the device; including the DSP Subsystem,
the VPSS Subsystem, and a majority of the peripherals and external memories.
The ARM Subsystem includes the following features:
ARM926EJ-S RISC processor
ARMv5TEJ (32/16-bit) instruction set
Little endian
Co-Processor 15 (CP15)
MMU
16KB Instruction cache
8KB Data cache
Write Buffer
16KB Internal RAM (32-bit wide access)
16KB Internal ROM (ARM bootloader for non-EMIFA boot options)
Embedded Trace Module and Embedded Trace Buffer (ETM/ETB)
ARM Interrupt controller
PLL Controller
Power and Sleep Controller (PSC)
System Module
The ARM Subsystem integrates the ARM926EJ-S processor. The ARM926EJ-S processor is a member of
ARM9 family of general-purpose microprocessors. This processor is targeted at multi-tasking applications
where full memory management, high performance, low die size, and low power are all important. The
ARM926EJ-S processor supports the 32-bit ARM and 16 bit THUMB instruction sets, enabling the user to
trade off between high performance and high code density. Specifically, the ARM926EJ-S processor
supports the ARMv5TEJ instruction set, which includes features for efficient execution of Java byte codes,
providing Java performance similar to Just in Time (JIT) Java interpreter, but without associated code
overhead.
The ARM926EJ-S processor supports the ARM debug architecture and includes logic to assist in both
hardware and software debug. The ARM926EJ-S processor has a Harvard architecture and provides a
complete high performance subsystem, including:
ARM926EJ -S integer core
CP15 system control coprocessor
8
Device Overview