![](http://datasheet.mmic.net.cn/370000/TMX320DM6446ZWT_datasheet_16742798/TMX320DM6446ZWT_105.png)
www.ti.com
P
5.7
Interrupts
5.7.1
MPU Interrupts
TMS320DM6446
Digital Media System on-Chip
SPRS283–DECEMBER 2005
The DM6446 device has a large number of interrupts to service the needs of its many peripherals and
subsystems. Both the ARM and C64x+ are capable of servicing these interrupts. All of the device
interrupts are routed to the ARM interrupt controller with only a limited set routed to the C64x+ interrupt
controller. The interrupts can be selectively enabled or disabled in either of the controllers. In typical
applications, the ARM handles most of the peripheral interrupts and grants control, to the C64x+, of
interrupts that are relevant to DSP algorithms. Also, the ARM and DSP can communicate with each other
through interrupts.
The ARM9 MPU core supports 2 direct interrupts: FIQ and IRQ. The DM6446 ARM interrupt controller
prioritizes up to 64 interrupt requests from various peripherals and subsystems, which are listed in
Table 5-16
, and interrupts the MPU. Each interrupt is programmable for up to 8 levels of priority. There
are 6 levels for IRQ and 2 levels for FIQ. Interrupts at the same priority level are serviced in order by the
MPU Interrupt Number, with the lowest number having the highest priority.
Table 5-17
shows the ARM
interrupt controller registers and memory locations. For more details on ARM interrupt control, see the
Documentation Support
section for the ARM Subsystem User's Guide.
Table 5-16. DM6446 MPU Interrupts
MPU
MPU
INTERRUPT
NUMBER
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
ACRONYM
SOURCE
INTERRUPT
NUMBER
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
ACRONYM
SOURCE
VDINT0
VDINT1
VDINT2
HISTINT
H3AINT
PRVUINT
RSZINT
-
VENCINT
ASQINT
IMXINT
VLCDINT
-
EMACINT
-
-
EDMA3CC_INT0
EDMA3CC_ERRINT
EDMA3CC_ERRINT0 EDMA TC 0 Error
EDMA3CC_ERRINT1 EDMA TC 1 Error
PSCINT
-
IDEINT
-
ASPXINT
ASPRINT
MMCINT
SDIOINT
VPSS CCDC 0
VPSS CCDC 1
VPSS CCDC 2
VPSS Histogram
VPSS AE/AWB/AF
VPSS Previewer
VPSS Resizer
Reserved
VPSS VPBE
VICP Sqr (ARM int)
VICP IMX
VICP VLCD
Reserved
EMAC Memory Controller
Reserved
Reserved
EDMA CC Region 0
EDMA CC Error
TINT0
TINT1
TINT2
TINT3
PWMINT0
PWMINT1
PWMINT2
I2CINT
UARTINT0
UARTINT1
UARTINT2
SPINT0
SPINT1
-
DSP2ARM0
DSP2ARM1
GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GPIOBNK0
GPIOBNK1
GPIOBNK2
GPIOBNK3
Timer 0 – TINT12
Timer 0 – TINT34
Timer 1 – TINT12
Timer 1 – TINT34
PWM 0
PWM 1
PWM 2
I2C
UART 0
UART 1
UART 2
SPI
SPI
Reserved
DSP Controller to ARM 0
DSP Controller to ARM 1
GPIO 0
GPIO 1
GPIO 2
GPIO 3
GPIO 4
GPIO 5
GPIO 6
GPIO 7
GPIO Bank 0
GPIO Bank 1
GPIO Bank 2
GPIO Bank 3
PSC ALLINT
Reserved
ATA / IDE
Reserved
ASP Transmit
ASP Receive
MMC
SD
Peripheral and Electrical Specifications
105