![](http://datasheet.mmic.net.cn/370000/TMX320DM6446ZWT_datasheet_16742798/TMX320DM6446ZWT_30.png)
www.ti.com
P
TMS320DM6446
Digital Media System on-Chip
SPRS283–DECEMBER 2005
Table 2-10. Oscillator/PLL Terminal Functions
SIGNAL
NAME
IPD/
IPU
(2)
TYPE
(1)
DESCRIPTION
NO.
OSCILLATOR, PLL
Crystal input MXI for MX oscillator (system oscillator, typically 27 MHz).
If the internal oscillator is bypassed, this is the external oscillator clock input.
Crystal output for MX oscillator
1.8V power supply for MX oscillator
Ground for MX oscillator
Crystal input for M24 oscillator (24 MHz for USB)
Crystal output for M24 oscillator
1.8V power supply for M24 oscillator
Ground for M24 oscillator
1.8 Volt power supply for PLLs (system and USB)
Core voltage reference for PLL logic and bandgap backup
MXI/
CLKIN
MXO
MXV
DD
MXV
SS
M24XI
M24XO
M24V
DD
M24V
SS
PLLV
DD18
APLLREFV
L1
I
M1
L5
L2
F18
F19
F16
F17
M2
M3
O
S
GND
I
O
S
GND
S
S
(1)
(2)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
IPD = Internal pulldown, IPU = Internal pullup. (To pull up a signal to the opposite supply rail, a 1-k
resistor should be used.)
Table 2-11. Clock Generator Terminal Functions
SIGNAL
NAME
IPD/
IPU
(2)
TYPE
(1)
DESCRIPTION
NO.
CLOCK GENERATOR
This pin is multiplexed between the PLL1 clock generator and GPIO. For the PLL1
clock generator, it is clock output CLK_OUT0. This is configurable for 13.5 MHz or
27 MHz clock outputs.
For GPIO, it is GPIO48 [default].
This pin is multiplexed between the USB clock generator, timer, and GPIO. For
the USB clock generator, it is clock output CLK_OUT1. This is configurable for 12
MHz or 24 MHz clock outputs.
For Timer0, it is the timer event capture input TIM_IN.
For GPIO, it is GPIO49 [default].
CLK_OUT0/
GPIO48
K1
I/O/Z
IPD
CLK_OUT1/
TIM_IN/
GPIO49
E19
I/O/Z
IPD
(1)
(2)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
IPD = Internal pulldown, IPU = Internal pullup. (To pull up a signal to the opposite supply rail, a 1-k
resistor should be used.)
Table 2-12. RESET and JTAG Terminal Functions
SIGNAL
NAME
IPD/
IPU
(2)
TYPE
(1)
DESCRIPTION
NO.
RESET
RESET
L4
I
IPU
This is the active low Global reset input.
JTAG
TMS
TDO
TDI
TCK
RTCK
E6
B5
A5
A6
B6
I
IPU
JTAG test-port mode select input
JTAG test-port data output
JTAG test-port data input
JTAG test-port clock input
JTAG test-port return clock output
O/Z
I
I
O/Z
IPU
IPU
JTAG test-port reset. For IEEE 1149.1 JTAG compatibility, see the IEEE 1149.1
JTAG compatibility statement portion of this data sheet.
Emulation pin 1
Emulation pin 0
TRST
D7
I
IPD
EMU1
EMU0
C6
D6
I/O/Z
I/O/Z
IPU
IPU
(1)
(2)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
IPD = Internal pulldown, IPU = Internal pullup. (To pull up a signal to the opposite supply rail, a 1-k
resistor should be used.)
Device Overview
30