![](http://datasheet.mmic.net.cn/370000/TMX320DM6446ZWT_datasheet_16742798/TMX320DM6446ZWT_48.png)
www.ti.com
P
TMS320DM6446
Digital Media System on-Chip
SPRS283–DECEMBER 2005
Table 2-27. PWM0, PWM1, PWM2 Terminal Functions (continued)
SIGNAL
NAME
IPD/
IPU
(2)
TYPE
(1)
DESCRIPTION
NO.
This pin is multiplexed between PWM1, VPBE, and GPIO. For PWM1, it is output
PWM1.
For the VPBE, it is RGB888 Red output bit 2 (R2).
For GPIO, it is GPIO46.
PWM0
This pin is multiplexed between PWM0 and GPIO. For PWM0, it is output PWM0.
For GPIO, it is GPIO45.
PWM1/
R2/
GPIO46
B15
I/O/Z
IPD
PWM0/
GPIO45
C15
I/O/Z
IPD
Table 2-28. ATA/CF Terminal Functions
SIGNAL
NAME
IPD/
IPU
(2)
TYPE
(1)
DESCRIPTION
NO.
ATA/CF
This pin is multiplexed between SPI, ATA, and GPIO. When used by SPI, it is SPI
slave device 1 enable output SPI_EN1.
For ATA, it is buffer direction control output HDDIR.
For GPIO, it is GPIO42.
This pin is multiplexed between GPIO and ATA/CF. In GPIO mode, it is GPIO50.
In ATA mode, it is ATA/CF chip select output ATA_CS0.
This pin is multiplexed between GPIO and ATA/CF. In GPIO mode, it is GPIO51.
In ATA mode, it is ATA/CF chip select output ATA_CS1.
This pin is multiplexed between EMIFA and ATA/CF. For EMIFA, it is EMIF
read/write output EM_R/W.
For ATA/CF, it is interrupt request input INTRQ.
This pin is multiplexed between EMIFA (NAND/SmartMedia/xD) and ATA/CF. For
EMIFA, it is wait state extension input EM_WAIT.
For NAND/SmartMedia/xD, it is ready/busy input (RDY/BSY).
For ATA/CF, it is IO Ready input IORDY.
This pin is multiplexed between EMIFA (NAND/SmartMedia/xD) and ATA/CF. For
EMIFA, it is output enable output EM_OE.
For NAND/SmartMedia/xD, it is read enable output (RE).
For CF, it is read strobe output (IORD).
For ATA, it is read strobe output DIOR.
This pin is multiplexed between EMIFA (NAND/SmartMedia/xD) and ATA/CF. For
EMIFA, it is write enable output EM_WE.
For NAND/SmartMedia/xD, it is write enable output (WE).
For CF, it is write strobe output (IOWR).
For ATA, it is write strobe output DIOW.
This pin is multiplexed between ATA/CF and UART1. For ATA/CF, it is DMA
acknowledge output DMACK.
For UART1, it is transmit data output UART_TXD1.
This pin is multiplexed between ATA/CF and UART1. For ATA/CF, it is DMA
request DMARQ input.
For UART1, it is receive data input UART_RXD1.
SPI_EN1/
HDDIR/
GPIO42
B2
I/O/Z
IPD
GPIO50/
ATA_CS0
GPIO51/
ATA_CS1
J5
O
IPD
H1
O
IPD
EM_R/W/
INTRQ
G3
I
IPD
EM_WAIT/
(RDY/BSY)/
IORDY
F1
I
IPD
EM_OE/
(RE)/
(IORD)/
DIOR
H4
O
IPD
EM_WE
(WE)
(IOWR)/
DIOW
G2
O
IPD
DMACK/
UART_TXD1
H3
O
IPD
DMARQ/
UART_RXD1
G1
O
IPD
(1)
(2)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
IPD = Internal pulldown, IPU = Internal pullup. (To pull up a signal to the opposite supply rail, a 1-k
resistor should be used.)
48
Device Overview