![](http://datasheet.mmic.net.cn/370000/TMX320DM6446ZWT_datasheet_16742798/TMX320DM6446ZWT_72.png)
www.ti.com
P
3.6.5
PINMUX1 Register Description
TMS320DM6446
Digital Media System on-Chip
SPRS283–DECEMBER 2005
Figure 3-8. PINMUX0 Register
(1)
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
EMACE
N
CFLDE
N
LFLDE
N
RGB88
8
RGB66
6
HDIRE
N
RSV
RSV
RSV
CWEN
LOEEN
RESERVED
ATAEN
R/W-0
R/W-0
R/W-D
R-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R-0000
R/W-0
R/W-0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
VLYNQ
EN
VLSCR
EN
VLYNQWD
AECS5
AECS4
RESERVED
AEAW
R/W-0
LEGEND: R = Read; W = Write; L = pin state latched at reset rising edge; D = derived from pin states; -
n
= value after reset
R/W-0
R/W-00
R/W-0
R/W-0
R-00000
R/W-LLLL
(1)
For proper DM6446 device operation,
always
write a value of '0' to RSV bits 30 and 29
Table 3-17. PINMUX0 Register Description
Name
EMACEN
CFLDEN
CWEN
LFLDEN
LOEEN
RGB888
RGB666
ATAEN
HDIREN
VLYNQEN
VLSCREN
VLYNQWD
Description
Enable EMAC and MDIO function on default GPIO3V[0:16] pins.
Enable CCD C_FIELD function on default GPIO[4] pin
Enable CCD C_WEN function on default GPIO[1] pin
Enable LCD_FIELD function on default GPIO[3] pin
Enable LCD_OE function on default GPIO[0] pin
Enable VPBE RGB888 function on default GPIO[2:6, 46:47] pins
Enable VPBE RGB666 function on default GPIO[46:47] pins
Enable ATA function on default EMIFA and GPIO[52:53] pins and shared UART1 pins
Enable HDDIR function on default GPIO[42] pin
Enable VLYNQ function on default GPIO[9,10:17] pins
Enable VLYNQ SCRUN function on default GPIO[9] pin
VLYNQ data width selection. This expands the VLYNQ TXD[0:3] and RXD[0:3] functions on default GPIO[10:17]
pins.
Enable EMIFA EM_CS5 function on GPIO[8]
Enable EMIFA EM_CS4 function on GPIO[9]
EMIFA address width selection. Default value is latched at reset from AEAW[4:0] configuration input pins. This
enables EMIF address function on default GPIO[10:28] pins.
AECS5
AECS4
AEAW
The PINMUX1 pin multiplexing register controls which peripheral is given ownership over shared pins
among Timer, PLL, ASP, SPI, I2C, PWM, and UART peripherals. The register format is shown in
Figure 3-9
and bit field descriptions are given in
Table 3-18
. More details on the PINMUX1 pin muxing
fields are given in
Section 3.6.6
. A value of "1" enables the secondary or tertiary pin function.
Figure 3-9. PINMUX1 Register
(1)
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESERVED
TIMIN
CLK1
CLK0
R-0000 0000 0000 0
R/W-0
R/W-0
R/W-0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESERVED
ASP
RSV
SPI
I2C
PWM2
PWM1
PWM0
U2FLO
UART2
UART1
UART0
R-0000 0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -
n
= value after reset
(1)
For proper DM6446 device operation,
always
write a value of '0' to RSV bit 9.
72
Device Configuration