www.ti.com
P
TMS320DM6446
Digital Media System on-Chip
SPRS283–DECEMBER 2005
2.4.1.1
C64X+ CPU Cache Registers
Table 2-2
shows a memory map of the C64x+ CPU cache Registers for the device.
Table 2-2. C64x+ Cache Registers
HEX ADDRESS RANGE
0x0184 0000
0x0184 0020
0x0184 0024
0x0184 0040
0x0184 0044
0x0184 0048 - 0x0184 0FFC
0x0184 1000
0x0184 1004 - 0x0184 1FFC
0x0184 2000
0x0184 2004
0x0184 2008
0x0184 200C
0x0184 2010 - 0x0184 3FFF
0x0184 4000
0x0184 4004
0x0184 4010
0x0184 4014
0x0184 4018
0x0184 401C
0x0184 4020
0x0184 4024
0x0184 4030
0x0184 4034
0x0184 4038
0x0184 4040
0x0184 4044
0x0184 4048
0x0184 404C
0x0184 4050 - 0x0184 4FFF
0x0184 5000
0x0184 5004
0x0184 5008
0x0184 500C - 0x0184 5027
0x0184 5028
0x0184 502C - 0x0184 5039
0x0184 5040
0x0184 5044
0x0184 5048
0x0184 8000 - 0x0184 8004
0x0184 8008 - 0x0184 8024
0x0184 8028 - 0x0184 802C
0x0184 8030 - 0x0184 803C
0x0184 8040 - 0x0184 8104
REGISTER ACRONYM
L2CFG
L1PCFG
L1PCC
L1DCFG
L1DCC
-
EDMAWEIGHT
-
L2ALLOC0
L2ALLOC1
L2ALLOC2
L2ALLOC3
-
L2WBAR
L2WWC
L2WIBAR
L2WIWC
L2IBAR
L2IWC
L1PIBAR
L1PIWC
L1DWIBAR
L1DWIWC
-
L1DWBAR
L1DWWC
L1DIBAR
L1DIWC
-
L2WB
L2WBINV
L2INV
-
L1PINV
-
L1DWB
L1DWBINV
L1DINV
MAR0 - MAR1
MAR2 - MAR9
MAR10 - MAR11
MAR12 - MAR15
MAR16 - MAR65
DESCRIPTION
L2 Cache configuration register
L1P Size Cache configuration register
L1P Freeze Mode Cache configuration register
L1D Size Cache configuration register
L1D Freeze Mode Cache configuration register
Reserved
L2 EDMA access control register
Reserved
L2 allocation register 0
L2 allocation register 1
L2 allocation register 2
L2 allocation register 3
Reserved
L2 writeback base address register
L2 writeback word count register
L2 writeback invalidate base address register
L2 writeback invalidate word count register
L2 invalidate base address register
L2 invalidate word count register
L1P invalidate base address register
L1P invalidate word count register
L1D writeback invalidate base address register
L1D writeback invalidate word count register
Reserved
L1D Block Writeback
L1D Block Writeback
L1D invalidate base address register
L1D invalidate word count register
Reserved
L2 writeback all register
L2 writeback invalidate all register
L2 Global Invalidate without writeback
Reserved
L1P Global Invalidate
Reserved
L1D Global Writeback
L1D Global Writeback with Invalidate
L1D Global Invalidate without writeback
Reserved 0x0000 0000 - 0x01FF FFFF
Memory Attribute Registers for EMIFA 0x0200 0000 - 0x09FF FFFF
Reserved 0x0A00 0000 - 0x0BFF FFFF
Memory Attribute Registers for VLYNQ 0x0C00 0000 - 0x0FFF FFFF
Reserved 0x1000 0000 - 0x41FF FFFF
16
Device Overview