![](http://datasheet.mmic.net.cn/370000/TMX320DM6446ZWT_datasheet_16742798/TMX320DM6446ZWT_151.png)
www.ti.com
P
Start
D0
D1
Dx
End
7
SD_CLK
SD_DATx
9
10
4
3
3
4
5.13
Video Processing Sub-System (VPSS) Overview
5.13.1
Video Processing Front-End (VPFE)
TMS320DM6446
Digital Media System on-Chip
SPRS283–DECEMBER 2005
Figure 5-40. MMC/SD Host Read and Card CRC Status Timing
The DM6446 Video Processing Sub-System (VPSS) provides a Video Processing Front End (VPFE) input
interface for external imaging peripherals (i.e., image sensors, video decoders, etc.) and a Video
Processing Back End (VPBE) output interface for display devices, such as analog SDTV displays, digital
LCD panels, HDTV video encoders, etc.
Note:
The VPSS module is supported with Linux Application Peripheral Interfaces (APIs) commonly used
by video application developers. Video for Linux 2 or V4L2 uses APIs commonly used for video capture.
The typical use cases of the VPSS Video Front-End (VPFE) have been ported to this Linux API structure.
V4L2 supports standard video interfaces such as: BT.656 and Y/C mode. Other modules within the VPSS
VPFE for example, the Preview Engine, H3A, and Histogram are
not
currently supported within the
software APIs. The VPSS Back-End (VPBE) uses FBDev/DirectFB as the APIs. Certain functionalities
within the VPBE have not been implemented in the FBDev/DirectFB APIs. For modes/functions not
implemented in software, it is user's responsibility to modify the software drivers/APIs.
The VPSS register memory mapping is shown in
Table 5-41
.
Table 5-41. VPSS Register Descriptions
HEX ADDRESS RANGE
0x01C7 3400
0x01C7 3404
0x01C7 3408
0x01C7 3508
0x01C7 350C -
0x01C7 3FFF
REGISTER ACRONYM
Description
PID
PCR
-
SDR_REG_EXP
-
Peripheral Revision and Class Information
VPSS Control Register
Reserved
SDRAM Non Real-Time Read Request Expand
Reserved
The Video Processing Front-End (VPFE) consists of the CCD Controller (CCDC), Preview Engine,
Resizer, Hardware 3A (H3A) Statistic Generator, and Histogram blocks. Together, these modules provide
DM6446 with a powerful and flexible front-end interface. These modules are briefly described below:
The CCDC provides an interface to image sensors and digital video sources.
The Preview Engine is a parameterized hardwired image processing block which is used for converting
RAW color data from a Bayer pattern to YUV4:2:2.
The Resizer module re-sizes the input image data to the desired display or video encoding resolution
The H3A module provides control loops for Auto Focus (AF), Auto White Balance (AWB) and Auto
Exposure (AE).
The Histogram module bins input color pixels, depending on the amplitude, and provides statistics
required to implement various 3A (AE/AF/AWB) algorithms and tune the final image/video output.
The VPFE register memory mapping is shown in
Table 5-42
.
Peripheral and Electrical Specifications
151