![](http://datasheet.mmic.net.cn/370000/TMX320DM6446ZWT_datasheet_16742798/TMX320DM6446ZWT_176.png)
www.ti.com
P
TMS320DM6446
Digital Media System on-Chip
SPRS283–DECEMBER 2005
Table 5-61. USB 2.0 Register Descriptions (continued)
Address
0x01C6 44A6
Acronym
RXHUBADDR
Register Description
Address of the hub that has to be accessed through the associated RX Endpoint.
This is used only when full speed or low speed device is connected via a USB2.0
high speed hub
Port of the hub that has to be accessed through the associated RX Endpoint.
This is used only when full speed or low speed device is connected via a USB2.0
high speed hub
Reserved
Reserved
Control and Status Register for Endpoints- EOCSR0
Maximum packet size for peripheral/host TX endpoint
Control Status Register for Endpoint 0 in Peripheral mode
Control Status Register for Endpoint 0 in Host mode
Control Status Register for Peripheral TX endpoint
Control Status Register for Host TX endpoint
Maximum Packet Size for Peripheral/Host RX Endpoint
Control Status Register for Peripheral RX Endpoint
Control Status Register for Host RX Endpoint
Number of Received Bytes in Endpoint 0 FIFO
Number of Bytes in Host RX Endpoint FIFO
Defines the Speed of Endpoint 0
Sets the operating speed, transaction protocol and peripheral endpoint number
for the host TX endpoint.
HOST_NAKLIMIT0
Sets the NAK response timeout on Endpoint 0.
HOST_TXINTERVAL
Sets the polling interval for Interrupt/ISOC transactions or the NAK response
timeout on Bulk transactions for host TX endpoint.
HOST_RXTYPE
Sets the operating speed, transaction protocol and peripheral endpoint number
for the host RX endpoint.
HOST_RXINTERVAL
Sets the polling interval for Interrupt/ISOC transactions or the NAK response
timeout on Bulk transactions for host RX endpoint.
CONFIGDATA
Returns details of core configuration
FIFOSIZE
Returns the configured size of the selected RX FIFO and TX FIFOs
Control and Status Register for Endpoints- EOCSR1
TXMAXP
Maximum Packet size for Peripheral/Host TX Endpoint
PERI_CSR0
Control Status Register for Endpoint 0 in Peripheral Mode
HOST_CSR0
Control Status Register for Endpoint 0 in Host Mode
PERI_TXCSR
Control Status Register for Peripheral TX Endpoint
HOST_TXCSR
Control Status Register for Host TX Endpoint
RXMAXP
Maximum Packet Size for Peripheral/Host RX Endpoint
PERI_RXCSR
Control Status Register for Peripheral RX Endpoint
HOST_RXCSR
Control Status Register for Host RX Endpoint
COUNT0
Number of Received Bytes in Endpoint 0 FIFO
RXCOUNT
Number of Bytes in Host RX Endpoint FIFO
HOST_TYPE0
Defines the Speed of Endpoint 0
HOST_TXTYPE
Sets the operating speed, transaction protocol and peripheral endpoint number
for the host TX endpoint.
HOST_NAKLIMIT0
Sets the NAK response timeout on Endpoint 0
HOST_TXINTERVAL
Sets the polling interval for Interrupt/ISOC transactions or the NAK response
timeout on Bulk transactions for host TX endpoint.
HOST_RXTYPE
Sets the operating speed, transaction protocol and peripheral endpoint number
for the host RX endpoint.
0x01C6 44A7
RXHUBPORT
0x01C6 44A8
0x01C6 44FC
Reserved
Reserved
0x01C6 4500
0x01C6 4502
0x01C6 4502
0x01C6 4502
0x01C6 4502
0x01C6 4504
0x01C6 4506
0x01C6 4506
0x01C6 4508
0x01C6 4508
0x01C6 450A
0x01C6 450A
TXMAXP
PERI_CSR0
HOST_CSR0
PERI_TXCSR
HOST_TXCSR
RXMAXP
PERI_RXCSR
HOST_RXCSR
RXCOUNT
HOST_TYPE0
HOST_TXTYPE
0x01C6 450B
0x01C6 450B
0x01C6 450C
0x01C6 450D
0x01C6 450F
0x01C6 450F
0x01C6 4510
0x01C6 4512
0x01C6 4512
0x01C6 4512
0x01C6 4512
0x01C6 4514
0x01C6 4516
0x01C6 4516
0x01C6 4518
0x01C6 4518
0x01C6 451A
0x01C6 451A
0x01C6 451B
0x01C6 451B
0x01C6 451C
176
Peripheral and Electrical Specifications