![](http://datasheet.mmic.net.cn/370000/UPD70F3214HGC-8EU_datasheet_16743828/UPD70F3214HGC-8EU_757.png)
CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)
User’s Manual U16890EJ1V0UD
757
DC Characteristics
(T
A
=
40 to +85
°
C, V
DD
= EV
DD
= AV
REF0
= 2.7 to 5.5 V, 2.7 V
≤
BV
DD
≤
V
DD
, 2.7 V
≤
AV
REF1
≤
V
DD
, V
SS
= EV
SS
= BV
SS
=
AV
SS
= 0 V) (5/5)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
f
XX
= 20 MHz (f
X
= 5 MHz)
(in PLL mode)
REGC = V
DD
= 5 V
±
10%
30
45
mA
f
XX
= 16 MHz (f
X
= 4 MHz)
(in PLL mode)
REGC = Capacity
V
DD
= 5 V
±
10%
18
30
mA
I
DD1
Normal
operation
f
XX
= 10 MHz (f
X
= 10 MHz)
REGC = V
DD
= 3 V
±
10%
9
18
mA
f
XX
= 20 MHz (f
X
= 5 MHz)
(in PLL mode)
REGC = V
DD
= 5 V
±
10%
17
25
mA
f
XX
= 16 MHz (f
X
= 4 MHz)
(in PLL mode)
REGC = Capacity
V
DD
= 5 V
±
10%
10
18
mA
I
DD2
HALT mode
f
XX
= 10 MHz (f
X
= 10 MHz)
REGC = V
DD
= 3 V
±
10%
5
10
mA
f
X
= 5 MHz
(when PLL mode off)
REGC = V
DD
= 5 V
±
10%
Note 2
900
1400
μ
A
f
X
= 4 MHz
(when PLL mode off)
REGC = Capacity
V
DD
= 5 V
±
10%
600
1000
μ
A
I
DD3
IDLE mode
f
X
= 10 MHz
(when PLL mode off)
REGC = V
DD
= 3 V
±
10%
600
1000
μ
A
I
DD4
Subclock
operating mode
f
XT
= 32.768 kHz
Main clock stopped
70
160
μ
A
I
DD5
Subclock IDLE
mode
f
XT
= 32.768 kHz
Main clock stopped,
watch timer operating
15
60
μ
A
Supply current
(mask ROM version)
Note 1
I
DD6
STOP mode
Subclock stopped (XT1 = V
SS
,
when PSMR.XTSTP bit = 1)
0.1
30
μ
A
Notes 1.
Total current of V
DD
, EV
DD
, and BV
DD
(all ports stopped). AV
REF0
is not included.
2.
When the capacitance of the capacitor in the oscillator is 15 pF.
Remark
f
XX
: Main clock frequency
f
X
: Main clock oscillation frequency
f
XT
: Subclock frequency