![](http://datasheet.mmic.net.cn/370000/UPD70F3214HGC-8EU_datasheet_16743828/UPD70F3214HGC-8EU_719.png)
CHAPTER 28 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE-POWER FLASH MEMORY VERSION) (TARGET)
User’s Manual U16890EJ1V0UD
719
(2) In separate bus mode
(a) Read cycle (CLKOUT asynchronous): In separate bus mode
(T
A
=
40 to +85
°
C, V
DD
= EV
DD
= AV
REF0
= 4.0 to 5.5 V, 4.0 V
≤
BV
DD
≤
V
DD
, 4.0 V
≤
AV
REF1
≤
V
DD
, V
SS
= EV
SS
=
BV
SS
= AV
SS
= 0 V, C
L
= 50 pF) (1/2)
Parameter
Symbol
Conditions
MIN.
MAX.
Unit
Address setup time (to RD
↓
)
t
SARD
<38>
(0.5 + t
ASW
)T
50
ns
Address hold time (from RD
↑
)
t
HARD
<39>
iT
13
ns
RD low-level width
t
WRDL
<40>
(1.5
+
n + t
AHW
)T
15
ns
Data setup time (to RD
↑
)
t
SISD
<41>
30
ns
Data hold time (from RD
↑
)
t
HISD
<42>
0
ns
Data setup time (to address)
t
SAID
<43>
(2
+
n + t
ASW
+ t
AHW
)T
65
ns
t
SRDWT1
<44>
(0.5 + t
AHW
)T
32
ns
WAIT setup time (to RD
↓
)
t
SRDWT2
<45>
(0.5 + n + t
AHW
)T
32
ns
t
HRDWT1
<46>
(n
0.5 + t
AHW
)T
ns
WAIT hold time (from RD
↓
)
t
HRDWT2
<47>
(n + 0.5 + t
AHW
)T
ns
t
SAWT1
<48>
(1 + t
ASW
+ t
AHW
)T
65
ns
WAIT setup time (to address)
t
SAWT2
<49>
(1 + n + t
ASW
+ t
AHW
)T
65
ns
t
HAWT1
<50>
(n + t
ASW
+ t
AHW
)T
ns
WAIT hold time (from address)
t
HAWT2
<51>
(1 + n + t
ASW
+ t
AHW
)T
ns
Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k
= 0, 1).
1/
f
CPU
< 100 ns
Set an address setup wait (ASWk bit = 1).
Remarks 1.
t
ASW
: Number of address setup wait clocks
t
AHW
: Number of address hold wait clocks
2.
T = 1/f
CPU
(f
CPU
: CPU operating clock frequency)
3.
n: Number of wait clocks inserted in the bus cycle
The sampling timing changes when a programmable wait is inserted
4.
i: Number of idle states inserted after a read cycle (0 or 1)
5.
The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.