![](http://datasheet.mmic.net.cn/370000/UPD70F3214HGC-8EU_datasheet_16743828/UPD70F3214HGC-8EU_404.png)
CHAPTER 13 REAL-TIME OUTPUT FUNCTION (RTO)
User’s Manual U16890EJ1V0UD
404
13.2 Configuration
RTO consists of the following hardware.
Table 13-1. Configuration of RTO
Item
Configuration
Registers
Real-time output buffer register 0 (RTBL0, RTBH0)
Control registers
Real-time output port mode register 0 (RTPM0)
Real-time output port control register 0 (RTPC0)
(1) Real-time output buffer register 0 (RTBL0, RTBH0)
RTBL0 and RTBH0 are 4-bit registers that hold output data in advance.
These registers are mapped to independent addresses in the peripheral I/O register area.
They can be read or written in 8-bit or 1-bit units.
If an operation mode of 4 bits
×
1 channel or 2 bits
×
1 channel is specified (RTPC0.BYTE0 bit = 0), data can
be individually set to the RTBL0 and RTBH0 registers. The data of both these registers can be read at once
by specifying the address of either of these registers.
If an operation mode of 6 bits
×
1 channel is specified (BYTE0 bit = 1), 8-bit data can be set to both the RTBL0
and RTBH0 registers by writing the data to either of these registers. Moreover, the data of both these
registers can be read at once by specifying the address of either of these registers.
Table 13-2 shows the operation when the RTBL0 and RTBH0 registers are manipulated.
0
RTBL0
RTBH0
0
RTBH05 RTBH04
RTBL03
RTBL02
RTBL01
RTBL00
After reset: 00H R/W Address: RTBL0 FFFFF6E0H, RTBH0 FFFFF6E2H
Cautions 1. When writing to bits 6 and 7 of the RTBH0 register, always write 0.
2. When the main clock is stopped and the CPU is operating on the
subclock, do not access the RTBL0 and RTBH0 registers using an
access method that causes a wait. For details, refer to 3.4.8 (2).