![](http://datasheet.mmic.net.cn/370000/UPD70F3214HGC-8EU_datasheet_16743828/UPD70F3214HGC-8EU_498.png)
CHAPTER 18 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC TRANSMIT/RECEIVE FUNCTION
User’s Manual U16890EJ1V0UD
498
(1) Serial operation mode specification register n (CSIMAn)
This is an 8-bit register used to control the serial transfer operation.
This register can be read or written in 8-bit or 1-bit units.
After reset, this register is cleared to 00H.
<7>
CSIAEn
Disable CSIAn operation (SOAn: Low level, SCKAn: High level)
Enable CSIAn operation
CSIAEn
0
1
CSIAn operation enable/disable control
CSIMAn
(n = 0, 1)
6
ATEn
5
ATMn
4
MASTERn
<3>
TXEAn
<2>
RXEAn
<1>
DIRAn
0
0
1-byte transfer mode
Automatic transfer mode
ATEn
0
1
Automatic transfer operation enable/disable control
Single transfer mode (stops at address specified with ADTPn register)
Repeat transfer mode (Following transfer completion, the ADTCn register
is cleared to 00H and transmission starts again.)
ATMn
0
1
Specification of automatic transfer mode
Slave mode (synchronized with SCKAn input clock)
Master mode (synchronized with internal clock)
MASTERn
0
1
Specification of CSIAn master/slave mode
Disable transmission (SOAn: Low level)
Enable transmission
TXEAn
0
1
Transmission enable/disable control
Disable reception
Enable reception
RXEAn
0
1
Reception enable/disable control
MSB first
LSB first
DIRAn
0
1
Specification of transfer data direction
After reset: 00H R/W Address: CSIMA0 FFFFFD40H, CSIMA1 FFFFD50H
When the CSIAEn bit is cleared to 0, the CSIAn unit is reset
Note
asynchronously.
When the CSIAEn bit = 0, the CSIAn unit is reset, so to operate CSIAn, first set
the CSIAEn bit to 1.
If the CSIAEn bit is cleared from 1 to 0, all the registers in the CSIAn unit are
initialized. Before the CSIAEn bit is set to 1 again, first re-set the registers of the
CSIAn unit.
If the CSIAEn bit is cleared from 1 to 0, the buffer RAM value is not held.
Also, when the CSIAEn bit = 0, the buffer RAM cannot be accessed.
Note
The ADTCn, CSITn, and SIOAn registers and the CSISn.TSFn bit are
reset.