594
Agere Systems Inc.
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
Applications
26 Applications
Table of Contents
Contents
Page
26 Applications .................................................................................................................................................... 594
26.1 Application Diagrams ...............................................................................................................................596
26.2 High-Speed Line Interfaces and Clock and Data Recovery.....................................................................597
26.2.1 Receive Direction .......................................................................................................................... 597
26.2.2 Transmit Direction ......................................................................................................................... 597
26.3 Multiplex Section Protection (MSP 1 + 1).................................................................................................598
26.3.1 Pointer Interpreter ......................................................................................................................... 598
26.4 Path Termination Function .......................................................................................................................598
26.5 STS-3/STM-1 MUX-DeMUX.....................................................................................................................599
26.6 Telecom Bus Interface—Interfacing to Mate Devices..............................................................................599
26.7 SPE/AU-3 Mapper (DS3 Mapper)............................................................................................................599
26.8 VT/VC Mapper..........................................................................................................................................600
26.8.1 Receive Direction .......................................................................................................................... 600
26.8.2 Transmit Direction ......................................................................................................................... 601
26.9 M13/M23 Multiplexer................................................................................................................................601
26.9.1 Receive Direction .......................................................................................................................... 601
26.9.2 Transmit Direction ......................................................................................................................... 602
26.10 Cross Connect Block..............................................................................................................................602
26.11 Digital Jitter Attenuator...........................................................................................................................603
26.12 Test Pattern Generator...........................................................................................................................603
26.13 28-Channel Framer................................................................................................................................604
26.14 Line Decoder/Encoder............................................................................................................................609
26.15 Receive Frame Aligner/Transmit Frame Formatter................................................................................609
26.16 Receive Performance Monitor................................................................................................................609
26.17 Signaling Processor ...............................................................................................................................610
26.18 Facility Data Link (FDL) Processor.........................................................................................................610
26.19 HDLC Unit..............................................................................................................................................611
26.20 System Interface ....................................................................................................................................611
26.21 Internal Loopback Signal Paths..............................................................................................................612
26.22 Clock Edges...........................................................................................................................................614
26.22.1 Configurable Clock Edges .......................................................................................................... 617
26.22.2 Fixed Clock Edges to Transfer Data from/to Primary I/O ............................................................ 617
26.22.3 Fixed Clock Edges Used Internally ............................................................................................. 618
26.22.4 Frequently Asked Questions ....................................................................................................... 618
Figures
Page
Figure 103. Switching Application of the Supermapper.........................................................................................596
Figure 104. Transport Application of the Supermapper.........................................................................................596
Figure 105. Supermapper Switching Mode for Framer in Concentration Highway Interface (CHI) Configuration 604
Figure 106. Supermapper Switching Mode for Framer in Parallel System Bus Configuration..............................605
Figure 107. Supermapper Switching Mode CHI Configuration with Byte-Synchronous VT Mapping Enabled .....606
Figure 108. Supermapper Byte-Synchronous Transport Mode: Passive Performance Monitoring.......................607
Figure 109. Supermapper Byte-Synchronous Transport Mode: Intrusive Performance Monitoring......................608
Figure 110. TMUX Receive High-Speed to Transmit High-Speed Loopback Control...........................................613