TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
106
Agere Systems Inc.
8 TMUX Registers
(continued)
Table 117. TMUX_THS_TOH_CTL, Transmit High-Speed Control Parameters (R/W)
(continued)
Address
Bit
Name
Function
Reset
Default
0
0x40035
7
TMUX_THSLREIINH
Transmit Line REI Inhibit.
Control bit, when set to a logic 1,
disables hardware insertion of line REI (B2 errors) in the outgo-
ing STM-1 (AU-4) frame M1 byte; a logic 0 enables hardware
insertion of line REI.
TMUX_THSLAISINS
Transmit High-Speed Line AIS Insertion.
Control bit, when
set to a logic 1, causes line AIS to be inserted into the outgoing
STS-3/STM-1 (AU-4) signal; otherwise, line AIS is not sent.
TMUX_THSAPSINS
Transmit APS Value Insert (Control).
Control bit, when set to
a logic 1, inserts the value in TMUX_TAPSINS[12:0]
(
Table 123 on page 112
) into the outgoing K1 and K2[7:3]
bytes in the STS-3/STM-1 (AU-4) frame; a logic 0 inserts the
default value based on SMPR_OH_DEFLT (
Table 77 on
page 70
).
TMUX_THSK2INS
Transmit K2[2:0] Insert (Control).
Control bit, when set to a
logic 1, inserts the value in TMUX_TK2INS[2:0] (
Table 123 on
page 112
) into the outgoing K2 byte in the STS-3/STM-1 (AU-
4) frame; a logic 0 inserts the default value based on RDI_L.
TMUX_THSS1INS
Transmit S1 Insert (Control).
Control bit, when set to a
logic 1, inserts the value in TMUX_TS1INS[7:0]
(
Table 122 on
page 112
) into the outgoing S1 byte in the STS-3/STM-1 (AU-
4) frame; a logic 0 allows insertion from the TTOAC channel or
a default value.
TMUX_THSF1INS
Transmit F1 Insert (Control).
Control bit, when set to a logic
1, inserts the value in TMUX_TF1INS[7:0]
(
Table 122 on
page 112
) into the outgoing S1 byte in the STS-3/STM-1 (AU-
4) frame; a logic 0 allows insertion from the TTOAC channel or
a default value.
TMUX_THSZ0INS
Transmit Z0-2 and Z0-3 Insert (Control).
Control bit, when
set to a logic 1, inserts the values in TMUX_TZ02INS[7:0]
(
Table 121 on page 112
) and TMUX_TZ03INS[7:0] (
Table 121
on page 112
) into the outgoing Z0-2 and Z0-3 bytes in the
STS-3/STM-1 (AU-4) frame; a logic 0 inserts the default value
based on SMPR_OH_DEFLT.
TMUX_THSJ0INS
Transmit J0 Insert (Control).
Control bit, when set to a logic
1, inserts the 16-byte sequence TMUX_TJ0DINS[16—1][7:0]
(
Table 143 on page 123
) into the outgoing STS-3/STM-1 (AU-
4) frame; a logic 0 inserts the default value based on
SMPR_OH_DEFLT.
6
0
5
0
4
0
3
0
2
0
1
0
0
0