Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
483
Agere Systems Inc.
21 28-Channel Framer Block Functional Description
(continued)
Table of Contents
(continued)
Contents
Page
21.16 Transmit Signaling Global Feature Provisioning ....................................................................................509
21.16.1 Link-Count Selection ................................................................................................................... 509
21.17 Other Transmit Signaling Global Features.............................................................................................509
21.17.1 Support of Automatic Signaling Freeze on Framing Bit Errors ................................................... 509
21.17.2 Support of Byte-Sync SONET Mapping ...................................................................................... 509
21.18 Transmit Signaling Status Registers......................................................................................................509
21.18.1 Maintenance of CEPT Related Status Bits ................................................................................. 509
21.19 Performance-Monitoring Functional Integration into Superframer .........................................................510
21.20 Performance Report Message ...............................................................................................................514
21.21 Performance-Monitoring References/Standards....................................................................................515
21.22 Facility Data Link....................................................................................................................................516
21.22.1 Facility Data Link References/Standards .................................................................................... 516
21.22.2 Receive Data Link Functional Description .................................................................................. 516
21.22.3
SLC
-96 Superframe Receive Data Link ...................................................................................... 516
21.22.4 DDS Receive Data Link Stack .................................................................................................... 516
21.22.5 CEPT; CEPT CRC-4 (100 ms); CEPT CRC-4 (400 ms) Multiframe Sa Bits Receive Stack ....... 517
21.22.6 Receive Data Link Stack Idle Modes .......................................................................................... 518
21.22.7 Receive Data Link Stack Pointer ................................................................................................ 518
21.22.8 Transmit Facility Data Link Functional Description ..................................................................... 520
21.22.9
SLC
-96 Superframe Transmit Data Link ..................................................................................... 520
21.22.10 DDS Transmit Data Link Stack ................................................................................................. 521
21.22.11 Transmit ESF Data Link Bit-Oriented Messages ...................................................................... 522
21.22.12 CEPT, CEPT Multiframe Transmit Data Link Sa Bits Stack ..................................................... 522
21.22.13 Transmit Data Link Stack Idle Modes ....................................................................................... 523
21.22.14
SLC
-96, DDS, or CEPT ESF Frame Alignment ........................................................................ 523
21.23 HDLC Functional Description.................................................................................................................524
21.24 HDLC Operation.....................................................................................................................................524
21.24.1 Zero-Bit Insertion/Deletion (Bit Stuffing/Destuffing) .................................................................... 524
21.24.2 Flags ........................................................................................................................................... 524
21.24.3 Aborts .......................................................................................................................................... 525
21.24.4 Receive IDLES ............................................................................................................................ 525
21.24.5 CRC ............................................................................................................................................ 525
21.24.6 HDLC Mode ................................................................................................................................ 526
21.24.7 Receive HDLC Transparent Mode .............................................................................................. 526
21.24.8 Receive HDLC ............................................................................................................................ 526
21.24.9 Receive HDLC Features ............................................................................................................. 526
21.24.10 Transmit HDLC FIFO Features ................................................................................................. 527
21.25 Framer Phase-Lock Loop (PLL).............................................................................................................529
21.25.1 Framer Timing Selection ............................................................................................................. 530
21.26 System Interface ....................................................................................................................................530
21.26.1 System Interface Introduction ..................................................................................................... 530
21.26.2 System Interface References/Standards .................................................................................... 531
21.26.3 Transmit/Receive System Interface Features ............................................................................. 531
21.26.4 Double NOTFAS System Time Slot (FRM_DNOTFAS) Mode ................................................... 532
21.26.5 Transparent Mode ....................................................................................................................... 532
21.26.6 Loopbacks ................................................................................................................................... 532
21.26.7 System AIS ................................................................................................................................. 532
21.26.8 Slip Detection .............................................................................................................................. 533