146
Agere Systems Inc.
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
9 SPE Mapper Registers
(continued)
Table 164. SPE_TAOH_CTL1—SPE_TAOH_CTL3, Tx Control for Alarm/OH Functions (R/W)
Address
Bit
Name
Function
Reset
Default
0x00
00
0x3001B 15:10
RSVD
Reserved.
Transmit Data Odd/Even Parity Generate.
When 0, odd
parity is generated for transmit data; when 1, even parity is
generated.
REI and RDI Input Select.
Control bit, when 1, inserts
REI/RDI value from the protected channel REI/RDI lines;
otherwise, the value is inserted from the direct feedback
(receive to transmit) lines.
Force Path AIS in the Output.
Active-high.
Transmit N1 Insert Control.
Control bit, when 1, inserts
the value in SPE_TN1DINS[7:0] (
Table 167 on page 149
)
into the outgoing N1 byte in the STS-1 frame; otherwise,
the insert value depends on SPE_TPOAC_N1 (
Table 164
on page 146
) control bit.
Transmit K3 Insert Control.
Control bit, when 1, inserts
the value in SPE_TK3DINS[7:0] (
Table 167 on page 149
)
into the outgoing K3 bytes; otherwise, the insert value
depends on SPE_TPOAC_K3 (
Table 164 on page 146
)
control bit.
Transmit H4 Insert Control.
Control bit, when 1, inserts
the overhead default value SMPR_OH_DEFLT (
Table 77
on page 70
) into the outgoing H4 bytes; otherwise, the
insert value depends on SPE_TPOAC_H4 (
Table 164 on
page 146
) control bit.
Transmit F3 Insert Control.
Control bit, when 1, inserts
the value in SPE_TF3DINS[7:0] (
Table 167 on page 149
)
into the outgoing F3 byte in the STS-1 frame; otherwise,
the insert value depends on SPE_TPOAC_F3 (
Table 164
on page 146
) control bit.
Transmit F2 Insert Control.
Control bit, when 1, inserts
the value in SPE_TF2DINS[7:0] (
Table 167 on page 149
)
into the outgoing F2 byte in the STS-1 frame; otherwise,
the insert value depends on SPE_TPOAC_F2 (
Table 164
on page 146
) control bit.
Transmit C2 Insert Control.
Control bit, when 1, inserts
the value in SPE_TC2DINS[7:0] (
Table 167 on page 149
)
into the outgoing C2 byte in the STS-1 frame; otherwise,
the insert value depends on SPE_TPOAC_C2 (
Table 164
on page 146
) control bit.
Transmit J1 Insert Control.
Control bit, when 1, inserts
the value in SPE_TJ1DINS[1—64][7:0] (
Table 173 on
page 151
) into the outgoing J1 bytes; otherwise, the insert
value depends on SPE_TPOAC_J1 (
Table 164 on
page 146
) control bit.
9
SPE_TD_OEPAR
8
SPE_ TREIRDISEL
0
7
6
SPE_TAISPINS
SPE_TN1INS
0
1
5
SPE_TK3INS
0
4
SPE_TH4INS
0
3
SPE_TF3INS
1
2
SPE_TF2INS
1
1
SPE_TC2INS
1
0
SPE_TJ1INS
0