138
Agere Systems Inc.
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
9 SPE Mapper Registers
(continued)
0x30005
15
14
13
12
11
RSVD
Reserved.
Delta Bit for Loss of Sync 52 Signal from Telecom Bus.
Delta Bit for Loss of V1 Sync Signal from Telecom Bus.
Delta Bit for Loss of SPE Sync Signal from Telecom Bus.
Delta Bit for Loss of J0J1V1 Sync Signal from Telecom
Bus.
Delta Bit for Loss of DS3 External Clock from External
Pin.
Delta Bit for Loss of 52 MHz Clock from Telecom Bus.
Delta Bit for Loss of 19 MHz Clock from Telecom Bus.
Reserved.
Delta Bit for Loss of Sync 52 Signal from Telecom Bus.
Delta Bit for Loss of V1 Sync Signal from Telecom Bus.
Delta Bit for Loss of SPE Sync Signal from Telecom Bus.
Delta Bit for Loss of J0J1V1 Sync Signal from Telecom
Bus.
Delta Bit for Loss of DS3 External Clock from External
Pin.
Delta Bit for Loss of 52 MHz Clock from Telecom Bus.
Delta Bit for Loss of 19 MHz Clock from Telecom Bus.
0
0
0
0
0
SPE_RSY52LOSD
SPE_RV1LOSD
SPE_RSPELOSD
SPE_RJ0J1V1LOSD
10
SPE_RDS3LOCD
0
9
8
7
6
5
4
3
SPE_RC52LOCD
SPE_RLSLOCD
RSVD
SPE_TSY52LOSD
SPE_TV1LOSD
SPE_TSPELOSD
SPE_TJ0J1V1LOSD
0
0
0
0
0
0
0
2
SPE_TDS3LOCD
0
1
0
SPE_TC52LOCD
SPE_TLSLOCD
0
0
Table 157. SPE_MASK1—SPE_MASK3, Mask Bits (R/W)
Address
Bit
Name
Function
Reset
Default
1
0x30006
15
SPE_RX_ESOVUN_IM
Receive Elastic Store Overflow/Underflow Mask Bit.
If
set to a logic 1, SPE_RX_ESOVUNL_E will not contribute
to the interrupt.
Reserved.
Transmit Elastic Store Overflow/Underflow Mask Bit.
If
set to a logic 1, SPE_RX_ESOVUN_E will not contribute to
the interrupt.
Reserved.
Received Data Parity Error Mask.
Active-high.
Transmit POAC Parity Error Mask.
Active-high.
K3 Data Monitor Mask Bit.
Active-high.
N1 Data Monitor Mask Bit.
Active-high.
C2 Data Monitor Mask Bit.
Active-high.
F2 Data Monitor Mask Bit.
Active-high.
F3 Data Monitor Mask Bit.
Active-high.
14
13
RSVD
—
1
SPE_TX_ESOVUN_IM
12:7
6
5
4
3
2
1
0
RSVD
—
1
1
1
1
1
1
1
SPE_RDATA_PM
SPE_TPOAC_PM
SPE_K3DMONM
SPE_N1DMONM
SPE_C2DMONM
SPE_F2DMONM
SPE_F3DMONM
Table 156. SPE_EVENT1—SPE_EVENT3, SPE Deltas/Events
(COR/COW)
(continued)
Address
Bit
Name
Function
Reset
Default