Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
11 M13/M23 MUX/DeMUX Registers
(continued)
219
Agere Systems Inc.
Table 272. M13_CONTROL3, Control 3 (R/W)
Address
Bit
Table 273. M13_SP_OFFSET_R, Sync Pulse Offset (R/W)
Table 274. M13_SP_D_OFFSET_R, Sync Pulse D Offset (R/W)
0x1005C
3
M13_AUTO_AIS_LOF
M13_AUTO_AIS_LOF Bit.
If this bit is 1, the M13 will auto-
matically insert AIS in all DS2 outputs of the M23 demulti-
plexer when M13_DS3_LOF = 1 (
Table 236 on page 208
),
and it will automatically insert AIS in all DS1 or E1 outputs of
M12 demultiplexer
Y
when M13_DS2_LOFy = 1 (
Table 253
on page 213
).
M13_AUTO_AIS_
OOF
matically insert AIS in all DS2 outputs of the M23 demulti-
plexer when M13_DS3_OOF = 1 (
Table 236 on page 208
),
and it will automatically insert AIS in all DS1 or E1 outputs of
M12 demultiplexer Y when M13_DS2_OOFy = 1 (
Table 252
on page 213
).
M13_AUTO_FLB
M13_AUTO_FLB Bit.
If this bit Is 1, the device will automati-
cally loop the received DS3 input to the transmit DS3 output
when M13_DS3_FLB_DET = 1 (
Table 263 on page 216
), and
it will automatically select DS1/E1 output
x
from an M12
demultiplexer in place of the DS1/E1 output from input selec-
tor
x
when M13_DS1_FEAC_LB_DETx = 1 (
Table 263 on
page 216
).
M13_AUTO_LB
M13_AUTO_LB Bit.
When M13_AUTO_LB = 1, loopback of
DS1 channel x is activated if M13_DS1_LB_DETx = 1
(
Table 261 on page 215
).
1
2
M13_AUTO_AIS_OOF Bit.
If this bit is 1, the M13 will auto-
1
1
0
0
0
Name
Function
Reset
Default
0x0000
0
0x1005D 15:2
RSVD
Reserved.
M13_M23_CBP Bit.
If this bit Is 1, the M13 operates in the
M23 mode; otherwise, it is in the C-bit parity mode.
M13_BIPOLAR Bit.
The M13 performs B3ZS encoding and
decoding if this bit is high.
1
M13_M23_CBP
0
M13_BIPOLAR
0
Address
Bit
Name
Function
Reset
Default
0x00
0x00
0x1005E 15:8
RSVD
Reserved.
The register determines the offset value (0—255) for the trans-
mit NSMI sync pulse ahead of the M1 bit in a DS3 frame.
7:0
M13_NSMI_SP_
OFFSET[7:0]
Address
Bit
Name
Function
Reset
Default
0x00
0x00
0x1005F
15:8
7:0
RSVD
Reserved.
The register determines the offset value (0—255) for the
receive NSMI sync pulse ahead of the M1 bit in a DS3 frame.
M13_NSMI_SP_D_
OFFSET[7:0]
Table 271. M13_CONTROL2, Control 2 (R/W)
(continued)
Address
Bit
Name
Function
Reset
Default