![](http://datasheet.mmic.net.cn/280000/HMS30C7202N_datasheet_16073790/HMS30C7202N_85.png)
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 80 -
B5h. To return back to user block after accessing redundant block area, Reset command
(FFh) should be carried out.
There are 9 commands to operate SmartMedia card. This controller supports only
parts of them (bold type). Set 1
command into this byte field except writing to
SmartMedia. For write operation, set this byte field to Serial Data Input (80h) and
set Second Command byte field to Page Program (10h).
15:8
R/W
Function
Serial Data Input
Read 0
Read 1
Read 2
Reset
1
ST
cycle 2
ND
cycle
80h
00h
01h
50h
FFh
Function
Page Program
Block Erase
Status Read
ID Read
1
ST
cycle 2
ND
cycle
10h
60h D0h
70h
90h
7:0
R/W
Set 2
ND
command here
9.3.2.2
SMC Address Register (SMCADR)
0x8001.6004
17
16
15
SMCADR15 ~ SMCADR0
26
SMCADR26 ~ SMCADR16
10
9
25
24
23
22
21
20
19
18
14
13
12
11
8
7
6
5
4
3
2
1
0
Bits
26:0
Type
R/W
Function
SMC Address. SMC controller begins to operate after writing an address to SMCADR. Hence
a valid command must be set to SMCCMD before writing to SMCADR. However, reset and
status read commands activate SMC controller after writing to SMCCMD because they do not
require an address.
Following table shows valid address range according to SmartMedia card size.
Model Valid Page Address
4 MB SMCADR0 ~ SMCADR21
8 MB SMCADR0 ~ SMCADR22
16 MB SMCADR0 ~ SMCADR23
32 MB SMCADR0 ~ SMCADR24
64 MB SMCADR0 ~ SMCADR25
128 MB SMCADR0 ~ SMCADR26
9.3.2.3
SMC Data Write Register (SMCDATW)
0x8001.6008
17
16
31
N * (SMCADR + 3)’s Byte Data
15
14
13
N * (SMCADR + 1)’s Byte Data
30
29
28
27
26
25
24
23
N * (SMCADR + 2)’s Byte Data
7
6
5
N * SMCADR’s Byte Data
22
21
20
19
18
12
11
10
9
8
4
3
2
1
0
Bits
31:0
Type
R/W
Function
Four byte data written to this register will be sent to SmartMedia. SMC controller receives a
32bit data from host controller or DMA controller. Then It starts to transmit from least
significant byte to most significant byte, one byte at a time. This SMC controller writes a whole
page at a single write transaction, so it requires 132 times consecutive writing (528 = 512+16
bytes). A page program process is as follows:
1. Set SMCCMD to xxxx8010h (Sequential Data Input + Page Program), SMCADR to desired
target page address space, and then write first 4 byte data onto SMCDATW. If DMA mode
enabled, DMA interrupt will be repeated until it writes 528 byte data to SmartMedia. In normal
mode, interrupt will be generated every 4 bytes write.
2. At the end of sequential data input, SmartMedia goes into page program mode by
transmitting the second command to SmartMedia. Usually page program takes long time, no
polling status register is recommended. SMC controller automatically generates write finish