![](http://datasheet.mmic.net.cn/280000/HMS30C7202N_datasheet_16073790/HMS30C7202N_61.png)
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 56 -
LCD Pin
Time Sequence
LD[7]
LD[6]
LD[5]
LD[4]
LD[3]
LD[2]
LD[1]
LD[0]
R0
G0
B0
R1
G1
B1
R2
G2
B2
R3
G3
B3
R4
G4
B4
R5
G5
B5
R6
G6
B6
R7
G7
B7
R8
G8
B8
R9
G9
B9
R10
G10
…
…
…
…
…
…
…
…
R0
G0
B0
R1
G1
B1
R2
G2
B2
R3
G3
B3
R4
G4
B4
R5
Table 8-2 How to order the bit on LD[7:0] in 8-bit color STN mode
8.1.4
TFT mode
When TFT display mode is enabled, the timing of the pixel, line and frame clocks as well as the AC-bias pin
change. The pixel clock transitions continuously in this mode as long as the LCD is enabled. The AC-bias pin
functions as an output enable. When it is HIGH, the display latches data from the LCD's pins using the pixel
clock. The line clock pin is used as the horizontal synchronization signal (HSYNC), and the frame clock is
used as the vertical synchronization signal (VSync). Pixel data is output one pixel per clock, rather than 4, 8 or
22/3pixels per clock, as it is in the passive LCD modes.
8.2
Registers
Address
Name
Width
Default
0x8001.0000
LcdControl
0x8001.0004
LcdStatus
0x8001.0008
LcdStatusM
0x8001.000C
LcdInterrupt
0x8001.0010
LcdDBAR
0x8001.0014
LcdDCAR
0x8001.0020
LcdTiming0
0x8001.0024
LcdTiming1
0x8001.0028
LcdTiming2
0x8001.0040
LcdTest
0x8001.0044
GSFState
0x8001.0048
GSRState
0x8001.004C
GSCState
0x8001.0400~
0x8001.07FC
Table 8-3 LCD Controller Register Summary
8.2.1
LCD Power Control
Description
LCD Control Register
LCD Status Register
LCD Status Mask Register
LCD Interrupt Register
LCD DMA Channel Base Address Register
LCD DMA Channel Current Address Register
LCD Timing 0 Register
LCD Timing 1 Register
LCD Timing 2 Register
LCD Test register
Grayscaler production test register
Grayscaler production test register
Grayscaler production test register
LCD Palette programming registers
LCDPalette
LCD displays require that the LCD is running before power is applied. For this reason, the LCD's power on
control is not set to "1" unless both LcdEn and LcdPwr are set to "1". Note that most LCD displays require the
LcdEn must be set to "1" approximately 20ms before LcdPwr is set to "1" for powering up. Likewise, LcdPwr is
set to "0" 20ms before LcdEn is set to "0" for powering down.
0x80010000
23
LcdBLE
22
LcdPwr
21
LcdMono8
12
BGR
19
LcdVComp
18
24
LDbusEn